Inventors list

Assignees list

Classification tree browser

Top 100 Inventors

Top 100 Assignees


Hideaki Fukuda

Hideaki Fukuda, Odawara JP

Patent application numberDescriptionPublished
20090059674STORAGE APPARATUS, CONTROLLER AND CONTROL METHOD - Proposed is a highly reliable storage apparatus with fast access speed and low power consumption, as well as a controller and control method for controlling such a storage apparatus. This storage apparatus is equipped with a flash memory that provides a storage extent for storing data, a disk-shaped memory device with more data write cycles than the flash memory, and a cache memory with faster access speed than the flash memory. Data provided from a host system is stored in the cache memory, this data is read from the cache memory at a prescribed timing, data read from the cache memory is stored in the disk-shaped memory device, and, when a prescribed condition is satisfied, this data is read from the disk-shaped memory device, and the data read from the disk-shaped memory device is stored in the flash memory.03-05-2009
20090077302Storage apparatus and control method thereof - This storage apparatus has a disk-shaped storage device for storing data sent from a host system, and includes a nonvolatile memory device for storing the data, a controller for controlling the reading or writing of the data sent from the host system from or into the disk-shaped storage device, and a device controller for controlling the nonvolatile memory device and the disk-shaped storage device. The device controller replicates data stored in the disk-shaped storage device to the nonvolatile memory device according to the usage of the disk-shaped storage device. The controller reads data from the nonvolatile memory device when the controller receives a data read request from the host system and corresponding data is stored in the nonvolatile memory device.03-19-2009
20090168784STORAGE SUBSYSTEM - Deadlock is avoided in a grid storage system having superior scalability. Provided is a storage subsystem connected to a host computer for receiving a write or read access from the host computer. This storage subsystem includes a plurality of modules respectively having a storage resource, a switch for connecting the plurality of modules, a controller for controlling the transfer of a packet based on the write or read access from the host computer to a target module among the plurality of modules via the switch, and a memory storing a transfer rule of the packet. The controller controls the transfer of the packet based on the transfer rule.07-02-2009
20090216965Storage device and access instruction sending method - A storage device for storing data sent from a host apparatus comprises a plurality of processors sending to a cache memory controller an access instruction relating to transmission of the data, based on an access request relating to the transmission of the data, the access request being sent from the host apparatus; and an access instruction sending unit exclusively sending to the cache memory the access instruction sent from the plurality of processors, wherein the access instruction sending unit includes a plurality of storage units for storing an access instruction which requires a response, and wherein when the access instruction which requires a response is stored in all of the storage units, the access instruction sending unit sends only an access instruction which requires a response to the cache memory controller.08-27-2009
20090249173Storage system and data storage method - The storage system includes a first memory device configured to store data sent from a host system, a first memory device controller configured to control read/write access of the data from/to the first memory device, an arithmetic circuit unit configured to calculate parity data based on the data, a second memory device configured to store the parity data, a second memory device controller configured to control read/write access of the parity data from/to the second memory device. With this storage system, read access speed of the first memory device is faster than read access speed of the second memory device.10-01-2009
20110013625STORAGE SUBSYSTEM - Deadlock is avoided in a grid storage system having superior scalability. Provided is a storage subsystem connected to a host computer for receiving a write or read access from the host computer. This storage subsystem includes a plurality of modules respectively having a storage resource, a switch for connecting the plurality of modules, a controller for controlling the transfer of a packet based on the write or read access from the host computer to a target module among the plurality of modules via the switch, and a memory storing a transfer rule of the packet. The controller controls the transfer of the packet based on the transfer rule.01-20-2011

Patent applications by Hideaki Fukuda, Odawara JP

Hideaki Fukuda, Tokyo JP

Patent application numberDescriptionPublished
20090098741METHOD FOR FORMING ULTRA-THIN BORON-CONTAINING NITRIDE FILMS AND RELATED APPARATUS - Boron-containing nitride films, including silicon boron nitride and boron nitride films, are deposited during, e.g., integrated circuit fabrication. The films are deposited in a process chamber having a reaction space that is defined as an open volume of the chamber directly above the substrate. The boron-containing nitride films are formed by flowing silicon and boron precursors into the process chamber while maintaining the volume, as measured under standard conditions, of silicon and boron precursors, e.g., SiH04-16-2009
20090155488SHOWER PLATE ELECTRODE FOR PLASMA CVD REACTOR - Methods and apparatuses for plasma chemical vapor deposition (CVD). In particular, a plasma CVD apparatus having a cleaning function, has an improved shower plate with holes having a uniform cross-sectional area to yield a high cleaning rate. The shower plate may serve as an electrode, and may have an electrically conductive extension connected to a power source. The shower plate, through which both cleaning gases and reaction source gases flow, may include a hole machined surface area with a size different than conventionally used to ensure a good film thickness uniformity during a deposition process. The size of the hole machined surface area may vary based on the size of a substrate to be processed, or the size of the entire surface of the shower plate.06-18-2009
20090162170TANDEM TYPE SEMICONDUCTOR-PROCESSING APPARATUS - A tandem type semiconductor-processing apparatus includes: a processing section including multiple units arranged in tandem, each of which unit includes a reaction chamber and a load lock chamber with an load lock interface; a FOUP section including at least one FOUP having a wafer cassette and a front opening interface; and a mini-environment section having a single interior connected to the processing section via each load lock interface on one side of the mini-environment section and connected to the FOUP section via each front opening interface on another side of the mini-environment section opposite to the one side.06-25-2009

Patent applications by Hideaki Fukuda, Tokyo JP