| Patent application number | Description | Published |
|---|
| 20100227823 | METHODS FOR REGULATING ANGIOGENESIS AND VASCULAR INTEGRITY USING TRK RECEPTOR LIGANDS - The present invention relates to methods of inducing or inhibiting the angiogenic process and promoting vessel growth or stabilization in an organ by modulating the trk receptor pathway. The present invention also relates to a method for treating a pathological disorder in a patient which includes administering a trk receptor ligand or an inhibitor or expression or activity of a trk receptor ligand. The present invention also relates to a method of screening for a modulator of angiogenesis, vessel growth, or vessel stabilization. Another aspect of the present invention is a method of diagnosing or monitoring a pathological disorder in a patient which includes determining the presence or amount of a trk receptor ligand or activation of a trk receptor ligand in a biological sample. | 09-09-2010 |
| 20100240763 | Method to Determine and Biomarker for Treatment Efficacy With Ssri, Snri, and Sari Antidepressants - The invention provides a method for determining whether a patient suffering from a condition that is susceptible to treatment with a compound that activates the brain serotonin system is resistant to treatment with the compound. The method comprises observing whether the genome of the patient contains at least one copy of the BDNF allele containing a genetic alteration, and correlating the presence of the allele containing the genetic alteration with patients who are resistant to treatment with the compound. In another embodiment, the method comprises observing whether the patient expresses a BDNF protein containing an amino acid alteration, and correlating the expression of the BDNF protein containing the amino acid alteration with patients who are resistant to treatment with the compound. | 09-23-2010 |
| 20110189310 | SMALL MOLECULE MODULATORS OF PRONGF UPTAKE - The present invention relates to a method of inhibiting cellular uptake of pro-nerve growth factor (proNGF) in a cell expressing neurotrophin p75 receptor in a mammal in need thereof. Such mammals include, for example, those suffering from neuropathological conditions. In another aspect, the invention relates to a method of promoting cellular uptake of proNGF in a cell expressing p75 | 08-04-2011 |
| Patent application number | Description | Published |
|---|
| 20100011580 | METHOD AND APPARATUS FOR LAYUP PLACEMENT - Method and apparatus for layup placement on a layup structure is provided. The method includes iteratively loading a layup for the layup structure on a support frame of a saddle module; aligning the saddle module with a pre-selected registration position corresponding to a predetermined application path on the layup structure; and impressing the layup into forced contact with the layup structure along the predetermined application path using a predetermined application force. The apparatus includes a plurality of saddle modules configured to operate in unison, wherein the plurality of saddle modules is configured to receive a pre-selected composite material layup. | 01-21-2010 |
| 20100012260 | PRE-PATTERNED LAYUP KIT AND METHOD OF MANUFACTURE - A pre-patterned layup kit with layup patterned to accommodate an airframe topological feature, trimmed to fit a preselected target region of a layup structure, and conformed to the target region contour. The kit can be fabricated in advance of airframe manufacture and stored until use. The kit includes a flexible carrier upon which the layup is laid, and a release layer between the layup and the carrier. The layup has multiple laminae oriented to an carrier indexing element, and indexed to the target region thereby. A kit manufacturing method includes preparing the laminae constituent of the layup, preparing the carrier, and laying down the laminae on the carrier to make the kit. The kit can be compacted, inspected, and prepared for storage. The layup can be fabricated of a pre-patterned lamina or multiple laminae that are shaped and trimmed to accommodate an airframe topological feature. | 01-21-2010 |
| 20100068326 | Tools for Manufacturing Composite Parts and Methods for Using Such Tools - Tools for manufacturing composite parts and methods for using such tools are disclosed herein. A method in accordance with one aspect of the invention includes manufacturing a fiber-reinforced resin part from a plurality of fibers positioned on a tool having a female mold surface. The mold surface can include a first side region, a second side region, an interior region between the first and second side regions, and transition regions between the first and second side regions and the interior region. The method includes positioning a compaction tool over the mold surface. The compaction tool includes a first pressing device and a second pressing device carrying the first pressing device. The method further includes pressing a first portion of the fibers against the transition regions with the first pressing device without generally compacting the portions of the fibers outboard of the transition regions. After pressing the first portion of the fibers, the method includes pressing a second portion of the fibers against the first and second side regions and shoulder regions of the mold surface outboard of the first and second side regions. | 03-18-2010 |
| Patent application number | Description | Published |
|---|
| 20110022779 | Skip Operations for Solid State Disks - Described embodiments provide skip operations for transferring data to or from a plurality of non-contiguous sectors of a solid-state memory. A host layer module sends data to, and receives commands from, a communication link. Received commands are one of read requests or write requests, with commands including i) a starting sector address, ii) a skip mask indicating the span of all sector addresses in the request and the sectors to be transferred, iii) a total number of sectors to be transferred; and, for write requests, iv) the data to be written to the sectors. A buffer stores data for transfer to or from the solid-state memory. A buffer layer module i) manages the buffer, ii) segments the span of the request into a plurality of chunks, and iii) determines, based on the skip mask, a number of chunks to be transferred to or from the solid-state memory. | 01-27-2011 |
| 20110072194 | Logical-to-Physical Address Translation for Solid State Disks - Described embodiments provide logical-to-physical address translation for data stored on a storage device having sectors organized into blocks and superblocks. A flash translation layer maps a physical address in the storage device to a logical sector address. The logical sector address corresponds to mapping data that includes i) a page index, ii) a block index, and iii) a superblock number. The mapping data is stored in at least one summary page corresponding to the superblock containing the physical address. A block index and a page index of a next empty page in the superblock are stored in a page global directory corresponding to the superblock. A block index and a page index of the at least one summary page and the at least one active block table for each superblock are stored in at least one active block table of the storage device. | 03-24-2011 |
| 20110072196 | Cache Synchronization for Solid State Disks - Described embodiments provide a media controller that synchronizes data cached in a buffer and corresponding data stored in one or more sectors of a storage device. A buffer layer module of the media controller caches data transferred between the buffer and the storage device. One or more contiguous sectors are associated with one or more chunks. The buffer layer module updates a status corresponding to each chunk of the cached data and scans the status corresponding to a first chunk of cached data. If, based on the status, the first chunk of cached data is more recent than the corresponding data stored on the storage device, a media layer module synchronizes the data on the storage device with the cached data. The status corresponding to the group of one or more sectors is updated. The media layer module scans a next chunk of cached data, if present. | 03-24-2011 |
| 20110072198 | ACCESSING LOGICAL-TO-PHYSICAL ADDRESS TRANSLATION DATA FOR SOLID STATE DISKS - Described embodiments provide a media controller for a storage device having sectors, the sectors organized into blocks and superblocks. The media controller stores, on the storage device, logical-to-physical address translation data in N summary pages, where N corresponds to the number of superblocks of the storage device. A buffer layer module of the media controller initializes a summary page cache in a buffer. The summary page cache has space for M summary page entries, where M is less than or equal to N. For operations that access a summary page, the media controller searches the summary page cache for the summary page. If the summary page is stored in the summary page cache, the buffer layer module retrieves the summary page from the summary page cache. Otherwise, the buffer layer module retrieves the summary page from the storage device and stores the retrieved summary page to the summary page cache. | 03-24-2011 |
| 20110072199 | STARTUP RECONSTRUCTION OF LOGICAL-TO-PHYSICAL ADDRESS TRANSLATION DATA FOR SOLID STATE DISKS - Described embodiments provide reconstruction of logical-to-physical address mapping data for one or more sectors of a storage device at startup of a media controller. The sectors of the storage device are organized into blocks and superblocks and the address mapping data is stored in a volatile memory. At a startup condition of the media controller, a buffer layer module of the media controller allocates space in the volatile memory for one or more logical-to-physical address mapping data structures. A media layer module of the media controller determines a block type of each block of the storage device and places each block of the storage device into corresponding groups based on the determined block type of each block. The one or more blocks of each group are processed, and one or more address mapping data structures for the storage device are constructed in the allocated space in the volatile memory. | 03-24-2011 |
