Hatano, Yokohama-Shi
Hisaaki Hatano, Yokohama-Shi JP
Patent application number | Description | Published |
---|---|---|
20080300830 | DATA RECORDING APPARATUS AND DATA RECORDING METHOD - There is provided with a data recording apparatus including: an observed data storage configured to store values observed by a sensor in association with an observed time; an intersection processing unit configured to plot each observed value in the observed data storage on a plane coordinate system formed by a time axis and an axis representing a value of the sensor, configured to determine whether or not a line segment connecting between observed values at adjacent times intersects a base line preset on the plane coordinate system and configured to calculate an intersection time of the line segment and the base line when the line segment intersects the base line; an intersection data storage configured to store the intersection time calculated by the intersection processing unit; and a deleting unit configured to delete observed values subjected to a processing of the intersection processing unit from the observed data storage. | 12-04-2008 |
20090037576 | DATA ANALYZING SYSTEM AND DATA ANALYZING METHOD - A data analyzing system includes an input-output device, a plurality of local analyzing devices, a center analyzing device and a connecting device which connects between the input-output device, the local analyzing devices, and the center analyzing device. The connecting device may receive and execute a forwarding setting command from the input-output device to select and set one or more devices, to which the command from the input-output device should be forwarded, from the local analyzing devices and the center analyzing device and forward a command different from the forwarding setting command transmitted from the input-output device to the devices, in which forwarding is set, and forward data or command transmitted from the local analyzing devices and the center analyzing device, in accordance with destinations described in the data or the command. | 02-05-2009 |
Koichi Hatano, Yokohama-Shi JP
Patent application number | Description | Published |
---|---|---|
20080284540 | ANTENNA DUPLEXER - An antenna duplexer is provided, which can be built with a smaller size and lower height than ever without compromising out-of-band attenuation characteristic and isolation characteristic between a transmit terminal and a receive terminal. The antenna duplexer includes a transmit filter provided between an antenna terminal and the transmit terminal, and a receive filter provided between the antenna terminal and the receive terminal. The filters are enclosed by a package, in which a ground pattern for the receive filter is separated from other ground patterns. | 11-20-2008 |
Kouji Hatano, Yokohama-Shi JP
Patent application number | Description | Published |
---|---|---|
20090284636 | DEVICE FOR DISPLAYING TAKEN IMAGE AND METHOD OF DISPLAYING TAKEN IMAGE - A camera-equipped mobile telephone terminal with which a portion that the user can not view can be confirmed with simple operation. In the mobile telephone terminal ( | 11-19-2009 |
Manami Hatano, Yokohama-Shi JP
Patent application number | Description | Published |
---|---|---|
20080216162 | NETWORK DEVICE MANAGEMENT APPARATUS AND NETWORK DEVICE MANAGEMENT METHOD - A network device management apparatus according to this invention is directed to a network device management apparatus, which is connected to a network and manages a network device connected to the network, acquires status information indicating the status of the network device from the network device, saves the acquired status information in a storage unit, randomly generates an address required to access the storage unit, and notifies a pre-registered destination of the generated address, and provides, when an access is made to the address, the status information saved in the storage unit to an accessing party. | 09-04-2008 |
20090222546 | NETWORK DEVICE MANAGEMENT APPARATUS AND DEVICE MANAGEMENT METHOD - When a management operation for changing an IP address of a device is applied to a plurality of devices, and the devices as operation targets include a network device management apparatus, the self apparatus is put to the end of operations, and the IP address change operation is applied to other devices ( | 09-03-2009 |
20100225945 | MANAGEMENT APPARATUS, MANAGEMENT METHOD, AND PROGRAM - A management apparatus has a determination unit which determines, from a plurality of logs included in the log information, a plurality of similar logs based on information included in the logs. The management apparatus also has a difference log generation unit which generates, from the information included in each log, a difference log having information in a smaller amount than in an original log for the plurality of logs determined to be similar by the determination unit. The log management unit manages, as logs based on one print request together, the plurality of logs determined to be similar by the determination unit, and manages, as the difference log generated by the difference log generation unit, some of the plurality of logs determined to be similar by the determination unit. | 09-09-2010 |
20130215450 | IMAGE FORMING APPARATUS AND CONTROL METHOD - An image forming apparatus includes a first designation unit configured to designate a power-off task of shutting down the image forming apparatus in a designated period, a second designation unit configured to designate a setting task of executing a setting process for setting a setting item of the image forming apparatus in a designated period and a restart process for restarting the image forming apparatus after the setting process, and a task control unit configured to control execution of the designated power-off task and the designated setting task. The task control unit is configured to, if the power-off task is designated, perform control to change processing of the power-off task and the setting task according to which of the processes of the setting task a period that an end of the designated period of the power-off task reaches corresponds to. | 08-22-2013 |
20140082700 | INFORMATION PROCESSING APPARATUS, AUTHENTICATION SYSTEM, AUTHENTICATION METHOD, AND PROGRAM - An information processing apparatus for executing authentication processing, characterized by comprises: storage means for storing, in association with each other, an image, region information indicating a region included in the image, and word information indicating an object linked with the region; determination means for determining an image to be used for the authentication processing among the images stored in the storage means; display means for displaying the image determined by the determination means; specification means for specifying, in a case where a user designates a position within the image displayed by the display means, word information associated with region information of a region including the position; and authentication means for executing authentication processing using the word information specified by the specification means. | 03-20-2014 |
Masaaki Hatano, Yokohama-Shi JP
Patent application number | Description | Published |
---|---|---|
20090023266 | METHOD OF MANUFACTURING A SEMICONDUCTOR DEVICE - A method of manufacturing a semiconductor device, includes forming a structure wherein a first alignment mark is provided in a first alignment-mark arrangement area of a first layer, a second alignment mark is provided in a second alignment-mark arrangement area of a second layer, a dummy pattern is provided above the first alignment-mark arrangement area, and substantially no dummy pattern is provided above the second alignment-mark arrangement area, and aligning a third layer provided above the structure by using the second alignment mark. | 01-22-2009 |
20100115479 | Method for generating pattern, method for manufacturing semiconductor device, semiconductor device, and computer program - A method for generating a pattern includes reading out an interconnect layout and a hole layout, the interconnect layout prescribing interconnect patterns, the hole layout prescribing hole patterns configured to connect to the interconnect patterns; extracting one of the hole patterns to be connected within the same interconnect layer level to one of the interconnect patterns in a pattern processing area; extracting a first processing area including the extracted hole pattern; calculating a first pattern density of the interconnect patterns included in the first processing area; and generating first additional patterns in the first processing area based on the first pattern density. | 05-06-2010 |
Nana Hatano, Yokohama-Shi JP
Patent application number | Description | Published |
---|---|---|
20090101974 | SEMICONDUCTOR DEVICE - A semiconductor device includes an n+ type semiconductor substrate | 04-23-2009 |
20090236697 | SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME - A semiconductor device includes a super junction region that has a first-conductivity-type first semiconductor pillar region and a second-conductivity-type second semiconductor pillar region alternately provided on the semiconductor substrate. The first semiconductor pillar region and the second semiconductor pillar region in a termination region have a lamination form resulting from alternate lamination of the first semiconductor pillar region and the second semiconductor pillar region on the top surface of the semiconductor substrate. The first semiconductor pillar region and/or the second semiconductor pillar region at a corner part of the termination region exhibit an impurity concentration distribution such that a plurality of impurity concentration peaks appear periodically. The first semiconductor pillar region and/or the second semiconductor pillar region at a corner part of the termination region have an impurity amount such that it becomes smaller as being closer to the circumference of the corner part. | 09-24-2009 |
Takumi Hatano, Yokohama-Shi JP
Patent application number | Description | Published |
---|---|---|
20090110417 | IMAGE FORMING APPARATUS - An image forming apparatus mounted with a toner cartridge having a memory unit includes a toner cartridge which stores a plurality of control data depending on toner in the memory unit, an acquisition unit which selects one of the plurality of control data in the memory unit and acquires image formation-related information and a setting unit which sets image formation parameters on the basis of the image formation-related information. | 04-30-2009 |
20120076520 | TONER CARTRIDGE STORING CONTROL DATA FOR AN IMAGE FORMING APPARATUS - An image forming apparatus mounted with a toner cartridge having a memory unit includes a toner cartridge which stores a plurality of control data depending on toner in the memory unit, an acquisition unit which selects one of the plurality of control data in the memory unit and acquires image formation-related information and a setting unit which sets image formation parameters on the basis of the image formation-related information. | 03-29-2012 |
20140003826 | TONER CARTRIDGE WITH MEMORY FOR IMAGE FORMING APPARATUS | 01-02-2014 |
Tomoaki Hatano, Yokohama-Shi JP
Patent application number | Description | Published |
---|---|---|
20090039408 | NONVOLATILE SEMICONDUCTOR MEMORY AND MANUFACTURING METHOD THEREOF - A nonvolatile semiconductor memory of an aspect of the present invention comprises a first element isolation insulating film containing an organic substance which surrounds a first region, a memory cell arranged in the first region, a second element isolation insulating film containing an organic substance which surrounds a second region, a peripheral transistor arranged in the second region, and a first impurity layer which is provided in the semiconductor substrate along a side surface of the second element isolation insulating film. | 02-12-2009 |
20090194841 | SEMICONDUCTOR DEVICE - A semiconductor device has a semiconductor substrate of a first conductivity type; first to third high-voltage insulated-gate field effect transistors formed on a principal surface of the semiconductor substrate; a first device isolation insulating film that is formed in the semiconductor substrate and isolates the first high-voltage insulated-gate field effect transistor and the second high-voltage insulated-gate field effect transistor from each other; a second device isolation insulating film that is formed in the semiconductor substrate and isolates the first high-voltage insulated-gate field effect transistor and the third high-voltage insulated-gate field effect transistor from each other; a first impurity diffusion layer of the first conductivity type that is formed below the first device isolation insulating film; and a second impurity diffusion layer of the first conductivity type that is formed below the second device isolation insulating film. | 08-06-2009 |
20110233637 | SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING THE SAME - According to one embodiment, a method for manufacturing a semiconductor device comprises forming a first insulating film on a semiconductor substrate, processing the first insulating film into a predetermined pattern, forming a first gate electrode structure on the first insulating film, the first gate electrode structure having a smaller width than that of the processed first insulating film in a channel length direction, introducing a first impurity of a first conductivity type into the semiconductor substrate via the processed first insulting film using the first gate electrode structure as a mask, and introducing a second impurity of the first conductivity type into the semiconductor substrate using the first gate electrode structure and the first insulating film as a mask. | 09-29-2011 |