Inventors list |
Assignees list |
Classification tree browser |
Top 100 Inventors |
Top 100 Assignees |
Hase, Tokyo
Hirofumi Hase, Tokyo JP
| Patent application number | Description | Published |
|---|---|---|
| 20110048348 | SOLENOID VALVE FOR VARIABLE VALVE TIMING CONTROL DEVICES, AND VARIABLE VALVE TIMING CONTROL SYSTEM - A solenoid valve 30 includes a spool | 03-03-2011 |
Hiromi Hase, Tokyo JP
| Patent application number | Description | Published |
|---|---|---|
| 20090079671 | INPUT/OUTPUT-INTEGRATED DISPLAY DEVICE AND PROTECTIVE GLASS PLATE USED THEREIN - The present invention herein provides an input/output-integrated display device which never causes, with ease, any contact between a protective glass plate and a part such as a display panel which is arranged in the device while facing the protective glass plate as well as a protective glass plate used in the display device. The input/output-integrated display device equipped with a means for inputting information through handwriting comprises a protective glass plate which is arranged as an outermost layer on the observation side of the device, while leaving a space between the protective glass plate and a part of the device facing the same. The protective glass plate is a chemically reinforced glass plate prepared by immersing, in a molten salt bath, a glass plate which is produced according to the floating technique and has a Young's modulus ranging from 71 to 74 GPa and a Poisson's ratio ranging from 0.22 to 0.24 to thus chemically reinforce the same; the protective glass plate has the side serving as the top face upon the production of the glass plate according to the floating technique and the bottom face side opposite to the top face side; the surface compression stress observed on the top face side ranges from 200 to 650 MPa; the protective glass plate is arranged in such a manner that the top face thereof faces the foregoing space; and the protective glass plate is deflected towards the bottom face side. | 03-26-2009 |
Kazukuni Hase, Tokyo JP
| Patent application number | Description | Published |
|---|---|---|
| 20090106980 | Process for Producing Bearing Device for Wheel - A method is directed to a production of a bearing device for a wheel including an inner member ( | 04-30-2009 |
Kentaro Hase, Tokyo JP
| Patent application number | Description | Published |
|---|---|---|
| 20090027490 | IMAGE PROCESSING APPARATUS FOR ENDOSCOPE - This is an endoscope apparatus which has an endoscope which picks up an image of a sample using a solid state image pickup element and outputs an image pickup signal, and a processor which processes the above-mentioned image pickup signal, generates HDTV and SDTV serial digital video signals, switches one side of those selectively, and performs a serial output, in which the serial digital video signal switched selectively by the above-mentioned processor is output through a first connector, the above-mentioned processor is equipped with a discrimination signal generating section which is linked with selection switching of the above-mentioned HDTV or SDTV serial digital video signal to generate an HDTV/SDTV discrimination signal which can discriminate the above-mentioned HDTV or SDTV serial digital video signal, and the discrimination signal is output through a second connector different from the above-mentioned first connector. | 01-29-2009 |
Mariko Hase, Tokyo JP
| Patent application number | Description | Published |
|---|---|---|
| 20100177550 | NONVOLATILE SEMICONDUCTOR MEMORY - A nonvolatile semiconductor memory according to an aspect of the invention includes a memory cell array and a power supply circuit. The memory cell array includes memory cells each having an insulating film and being programmed to store information by inflicting an electric stress on the insulating film to break the insulating film. The power supply circuit supplies to the memory cell a program voltage for the electric stress depending on a negative temperature coefficient the electric stress. | 07-15-2010 |
Masahiko Hase, Tokyo JP
| Patent application number | Description | Published |
|---|---|---|
| 20100184182 | METHOD FOR PREPARING BIOLOGICAL TISSUE - This invention provides a means for preparing biological tissue within a short period of time. This invention provides a method for preparing biological tissue comprising: adding a culture solution containing cells and an extracellular matrix component that was separately prepared to a culture vessel having an inner bottom surface, which is a non-cell-adhesive surface; and performing cell culture while centrifugal or magnetic force toward the inner bottom surface is applied to cells to obtain biological tissue comprising multi-layered cells within a short period of time. | 07-22-2010 |
| 20100184222 | METHOD FOR PREPARING BIOLOGICAL TISSUE - This invention provides a method for preparing biological tissue in which the thickness (i.e., the number of cell layers) can be easily regulated, culture can be conducted within a shorter period of time than is possible with conventional techniques, and addition of unfavorable components is not necessary. The method of the invention comprises adding a cell-containing culture solution to a culture vessel having a non-cell-adhesive inner bottom surface, conducting cell culture while centrifugal force toward the inner bottom surface is applied to the cells in the vessel, forming tissue via intercellular adhesion, and detaching and collecting the resulting tissue from the inner bottom surface. | 07-22-2010 |
| 20100190246 | METHOD FOR PREPARING BIOLOGICAL TISSUE - This invention provides a method for obtaining biological tissue having a three-dimensional structure of interest. The method of the invention comprises: adding a cell-containing culture solution to a culture vessel having an inner bottom surface, which is non-cell adhesive and comprises a concave-convex pattern provided thereon; performing cell culture under conditions in which intercellular adhesion takes place while centrifugal or magnetic force toward the inner bottom surface is applied to the cells that were added to the culture vessel to form tissue via intercellular adhesion; and detaching and collecting the resulting tissue from the inner bottom surface at the end in order to obtain tissue having a three-dimensional configuration using a concave-convex pattern as a template. | 07-29-2010 |
| 20110201116 | TEST METHOD USING CELLS AND TEST KIT THEREFOR - The present invention provides a method for performing a biological test under conditions in which an artificially prepared cell pattern with initial position coordinates that can be determined is three-dimensionally cultured within a gelled matrix. The present invention relates to a biological test method that comprises testing a biological indicator with reference to at least one selected from the group consisting of cell proliferation, cell movement, and cell differentiation in a cell pattern substantially embedded in gel. The present invention also relates to a kit for the biological test method. | 08-18-2011 |
Masatoshi Hase, Tokyo JP
| Patent application number | Description | Published |
|---|---|---|
| 20110210795 | HIGH FREQUENCY POWER AMPLIFIER AND OPERATING METHOD THEREOF - A high-frequency power amplifier which can reduce a variation of power gain due to the dependence on gate length of a power amplification field effect transistor is provided. The high-frequency power amplifier comprises, over a semiconductor chip, a bias control circuit, a bias transistor and an amplification transistor which are coupled so as to configure a current mirror circuit, and a gate length monitor circuit comprising a replicating transistor. The amplification transistor amplifies an RF signal and a bias current of the bias control circuit is supplied to the bias transistor. The transistors are fabricated by the same semiconductor manufacturing process, and have the same variation of gate length. The gate length monitor circuit generates a detection voltage depending on the gate length. According to the detection voltage, the bias control circuit controls the bias current, thereby compensating the gate length dependence of transconductance of the amplification transistor. | 09-01-2011 |
Mikihiko Hase, Tokyo JP
| Patent application number | Description | Published |
|---|---|---|
| 20100161008 | Potential therapy apparatus and combined electric therapy apparatus - An electric therapy apparatus | 06-24-2010 |
Naoki Hase, Tokyo JP
| Patent application number | Description | Published |
|---|---|---|
| 20080318961 | Drugs comprising chymase inhibitors and ACE inhibitors as effective ingredients - It is an object of the present invention to provide drugs which are effective for treatment of hypertension, cardiac disease (cardiac hypertrophy, cardiac failure, myocardial infarction, etc.), cerebral apoplexy, nephritis and the like. The invention also provides circulatory disease treatment agents in forms that allow combined use of chymase inhibitors and ACE inhibitors, and circulatory disease treatment methods which produce simultaneous chymase inhibition and ACE inhibition. | 12-25-2008 |
Takamasa Hase, Tokyo JP
| Patent application number | Description | Published |
|---|---|---|
| 20120093531 | Image forming apparatus and method for forming toner image on recording medium - An image forming apparatus includes a fixing device disposed downstream from an image forming device in a recording medium conveyance direction to fix a toner image formed by the image forming device on a recording medium. The fixing device includes a pressing rotary body separatably pressed against a fixing rotary body to form a nip therebetween through which the recording medium bearing the toner image passes, and a moving assembly to move the pressing rotary body bidirectionally to press the pressing rotary body against the fixing rotary body and separate the pressing rotary body from the fixing rotary body. A controller controls the moving assembly to change a post-fixing pressing time period for which the moving assembly presses the pressing rotary body against the fixing rotary body after the recording medium bearing the toner image is discharged from the nip according to image data. | 04-19-2012 |
Takashi Hase, Tokyo JP
| Patent application number | Description | Published |
|---|---|---|
| 20090115002 | Semiconductor Device - There is provided a semiconductor device including: a first field effect transistor region including a gate insulating film, a gate electrode and gate sidewalls formed in a P channel forming region; and a second field effect transistor region including a gate insulating film, a gate electrode and gate sidewalls formed in an N channel forming region on a semiconductor substrate, wherein in the first and second field effect transistor regions, the gate electrodes are composed primarily of a silicide of metal M represented as M(x)Si(1−x)(0| 05-07-2009 | |
| 20090152640 | Semiconductor Device and Manufacturing Process Therefor - This invention provides a semiconductor device that can prevent a deviation of work function by adopting a gate electrode having a uniform composition and exhibits excellent operating characteristics by virtue of effective control of a V | 06-18-2009 |
| 20090221116 | Method for Manufacturing Semiconductor Device - Element characteristics disadvantageously fluctuate because the composition of the resultant silicide varies according to the change of the gate length when a full silicide gate electrode is formed by sintering a metal/poly-Si structure. The element characteristics also fluctuate due to element-to-element non-uniformity of the resultant silicide composition. By first forming full silicide having a metal-rich composition, depositing a Si layer thereon, and sintering the combined structure, the metal in the metal-rich silicide diffuses into the Si layer, so that the Si layer is converted into silicide. The entire structure thus is converted into full silicide having a smaller metal composition ratio. | 09-03-2009 |
| 20090267158 | SEMICONDUCTOR DEVICE AND MANUFACTURING PROCESS THEREFOR - There is provided a semiconductor device in which deviation in a work function is prevented by a gate electrode having a uniform composition and which has excellent operation properties by effectively controlling a V | 10-29-2009 |
| 20110207272 | Semiconductor device and manufacturing process therefor - A process for manufacturing a semiconductor device includes preparing a semiconductor substrate including an N-type region and a P-type region isolated by an isolation region, forming a gate insulating film including an Hf-containing high-dielectric insulating film at least in an uppermost surface over the semiconductor substrate, forming a silicon layer over the gate insulating film, implanting a dopant into only any one of silicon layers over the P-type region and the N-type region, processing the silicon layers to form a gate pattern including a silicon region extending from a region over the N-type region through a region over the isolation region to a region over the P-type region, forming a gate sidewall on a sidewall of the gate pattern, implanting a dopant into the semiconductor substrate using the gate pattern and the gate sidewall as a mask, activating the dopant in the silicon region and the semiconductor substrate by heating, forming an interlayer insulating film over the gate pattern, removing the interlayer insulating film to expose the gate pattern, and depositing a silicide-formable metal M layer over the exposed gate pattern. | 08-25-2011 |