Inventors list |
Assignees list |
Classification tree browser |
Top 100 Inventors |
Top 100 Assignees |
Han, Shanghai
Bi Han, Shanghai CN
| Patent application number | Description | Published |
|---|---|---|
| 20120001671 | 5V TOLERANT CIRCUIT FOR CML TRANSCEIVER IN AC-COUPLE - A high voltage tolerant transceiver operating at a low voltage is provided, including two input/output pads to receive a receive signal and transmit a transmit signal; a transmitter block to transmit the transmit signal; a receiver block to receive the receive signal and provide an amplified signal; at least one of the transmitter block and the receiver block further comprising at least two NMOS transistors having their gate coupled to a low power supply to receive the low voltage, their substrate coupled to ground, and their source coupled to the input/output pad. Also provided is a circuit to isolate the output of a transmitter from high voltages, including a first transistor and a second transistor. Also provided is a substrate isolating circuit, including a first transistor, a second transistor, and a third transistor so that the substrate voltage is isolated from a high voltage in the pads. Further provided is a bias isolating circuit so that an input bias voltage is isolated from a high voltage in the pads. | 01-05-2012 |
Chongyang Han, Shanghai CN
| Patent application number | Description | Published |
|---|---|---|
| 20110235731 | METHOD AND SYSTEM FOR MULTIPLE-INPUT MULTIPLE-OUTPUT MODE CONTROL - A method and system for Multiple-Input Multiple-Output (MIMO) mode control are provided. The method includes: receiving signaling sent by a network side, where the signaling includes uplink MIMO control information; and controlling an uplink MIMO mode according to the uplink MIMO control information. After an uplink MIMO is introduced to a communication system, the uplink MIMO mode can be controlled to switch freely among start, stop, and continuation through a mechanism corresponding to an operation of a downlink MIMO mode. | 09-29-2011 |
| 20120008609 | METHOD AND COMMUNICATION DEVICE FOR FEEDING BACK AND RECEIVING PRE-CODING CONTROL INDICATION INFORMATION - The present invention relates to the field of wireless network communications, and provides a method and a device for receiving and sending Pre-coding Control Indication (PCI) information in uplink Multiple-Input Multiple Output (MIMO) transmission or uplink Closed Loop Transmit Diversity (CLTD) transmission, so as to solve a problem that the uplink MIMO communication from a terminal to a Base Station (BS) is unable to be realized in the prior art. A BS transmitting method includes carrying a code sequence, which represents PCI information, in a feedback channel of a BS. The beneficial effect of the present invention is: by feeding back the PCI information, the terminal realizes the maximization of a block length supported by an existing channel condition after the uplink MIMO is introduced, so as to improve an uplink transmission rate. | 01-12-2012 |
Dingyi Han, Shanghai CN
| Patent application number | Description | Published |
|---|---|---|
| 20080288348 | Ranking online advertisements using retailer and product reputations - A method for ranking online advertisements using retailer reputation and product reputation. In one implementation, a query may be received. Advertisements may be selected by determining a level of relevance between the query and each advertisement and selecting the advertisements with a level of relevance above a pre-determined level of relevance. A predicted reputation for a retailer and a predicted reputation for a product may be retrieved for each of the selected advertisements. The selected advertisements may then be ranked based on the predicted reputation for the retailer and the predicted reputation of the product. The ranking of the selected advertisements may be accomplished by calculating a ranking score for each selected advertisement based on the retailer predicted reputation and the product predicted reputation. The selected advertisements may then be displayed according to the ranking. | 11-20-2008 |
Jinsong Han, Shanghai CN
| Patent application number | Description | Published |
|---|---|---|
| 20100205146 | Methods for Utilizing the Resources of a Digital Display Device by a Computer - A method for utilizing the resources of a digital display device (“DDD”) for use by a computer comprises the steps of: connecting the DDD to the computer; displaying one or more images on the DDD, wherein the images are transmitted from the computer to the DDD; updating and storing PIM information on the DDD, wherein the PIM information is retrieved from the computer; and generating by the DDD one or more alerts based on the updated PIM information to be displayed on the DDD. | 08-12-2010 |
Keqing Han, Shanghai CN
| Patent application number | Description | Published |
|---|---|---|
| 20120027944 | PROCESSES FOR PRODUCING CARBON FIBER, THE FILAMENT THEREOF, AND PRE-OXIDIZED FIBER - Processes for producing carbon fibre, the filament thereof and pre-oxidized fibre are provided. In one embodiment, the gel spinning of polyacrylonitrile filament is achieved by using small-molecule gelling agent, and the carbon fibre obtained thereby is increased by 15% to 40% in tensile strength and by 20% to 35% in toughness. In another embodiment, the melt spinning process of polyacrylonitrile is conducted by using imidazole type ion liquid as plasticizer, the process reduces environment pollution, is suitable for industrial production and the fibre produced thereby is improved in its strength. In yet another embodiment, polyacrylonitrile pre-oxidized fibre is produced by melt spinning, so low cost and controllable pre-oxidization of polyacrylonitrile can be achieved. In a further embodiment, high strength carbon fibre is manufactured by using polymer thickening agent. In another further embodiment, low cost and controllable pre-oxidization of polyacrylonitrile is achieved by conducting pre-oxidization before spinning, minimizing skin-core structure, so as to produce high performance carbon fibre, and reduce the production cost of carbon fibre greatly. | 02-02-2012 |
Ke Song Han, Shanghai CN
| Patent application number | Description | Published |
|---|---|---|
| 20090270116 | Device and Method for Replying to Received Text Messages - An electronic device and a method for replying to a received text message received at the electronic device. The method comprises composing a reply text message on a common display screen of the device whist concurrently displaying, on the common display screen, a body of text contained in the received text message. The method performs transmitting the reply text message without the body of text contained in the received text message and automatically removing, in response to the transmitting, the reply text message from the common display screen. | 10-29-2009 |
Liang Han, Shanghai CN
| Patent application number | Description | Published |
|---|---|---|
| 20100185690 | DYNAMIC MANIPULATION OF ARCHIVE FILES - A method, apparatus, and article of manufacture provide the ability to edit in-place a ZIP™ archive file. A file and a first file block (FFB) in a first block location are opened and modified. If the first block location can accommodate the modified FFB, the modified FFB is saved, in-place, in the first block location without rewriting the entire archive. However, if the first block location cannot accommodate the modified FFB, a second file block is copied from a second block location to a third block location located at an end of a file data section of the archives A portion of the second block location is marked as a free block and the modified FFB is saved without rewriting the entire ZIP™ archives The archive is then saved by updating and saving both the central directory and end of central directory. | 07-22-2010 |
Nancy Han, Shanghai CN
| Patent application number | Description | Published |
|---|---|---|
| 20120092604 | METHOD AND STRUCTURE FOR TOP METAL FORMATION OF LIQUID CRYSTAL ON SILICON DEVICES - The present invention provides an LCOS device having improved bonding pad features. The device has a substrate, a transistor layer overlying the substrate and an interlayer dielectric layer overlying the transistor layer. A first conductive layer is overlying the interlayer dielectric layer and a second interlayer dielectric layer is overlying the first conductive layer. An enlarged opening for a bonding pad structure is in a first portion of the second interlayer dielectric layer. A barrier metal layer is formed within the enlarged opening to form a liner that covers exposed regions of the enlarged opening. A metal material is overlying the liner to fill the enlarged opening. A thickness of an aluminum material is overlying the metal material. The device has a bonding pad structure formed from a first portion of the thickness of the aluminum material and is coupled to the metal material in the enlarged opening. | 04-19-2012 |
Qiuhua Han, Shanghai CN
| Patent application number | Description | Published |
|---|---|---|
| 20090155977 | Methods for Forming a Gate and a Shallow Trench Isolation Region and for Planarizating an Etched Surface of Silicon Substrate - There is provide a method for forming a gate, which can improve the etching uniformity of the sidewalls of the gate, including the following steps: forming a dielectric layer on a semiconductor substrate; forming a polysilicon layer on the dielectric layer; etching the polysilicon layer; performing an isotropic plasma etching process on the etched polysilicon layer by using a mixed gases containing a fluorine-based gas and oxygen gas; and cleaning the semiconductor substrate subjected to the isotropic plasma etching process, thereby forming a gate. there are also provided a method for forming a shallow trench isolation region, which can improve the filling quality of a subsequent spacer and the electrical properties of the resultant shallow trench isolation region by improving the etching uniformity of sidewalls and bottom surface of the shallow trench, and a method for planarizating an etched surface of silicon substrate, which can improve the etching uniformity of the surface of silicon substrate. | 06-18-2009 |
| 20110300688 | METHODS FOR FORMING A GATE AND A SHALLOW TRENCH ISOLATION REGION AND FOR PLANARIZING AN ETCHED SURFACE OF SILICON SUBSTRATE - A method for forming a gate, which can improve the etching uniformity of the sidewalls of the gate, includes the following steps: forming a dielectric layer on a semiconductor substrate; forming a polysilicon layer on the dielectric layer; etching the polysilicon layer; performing an isotropic plasma etching process on the etched polysilicon layer by using a mixed gases containing a fluorine-based gas and oxygen gas; and cleaning the semiconductor substrate subjected to the isotropic plasma etching process, thereby forming a gate. The present invention further provides a method for forming a shallow trench isolation region, which can improve the filling quality of a subsequent spacer and the electrical properties of the resultant shallow trench isolation region, and a method for planarizing an etched surface of silicon substrate, which can improve the etching uniformity of the surface of silicon substrate. | 12-08-2011 |
| 20110300698 | METHODS FOR FORMING A GATE AND A SHALLOW TRENCH ISOLATION REGION AND FOR PLANARIZING AN ETCHED SURFACE OF SILICON SUBSTRATE - A method for forming a gate, which can improve the etching uniformity of the sidewalls of the gate, includes the following steps: forming a dielectric layer on a semiconductor substrate; forming a polysilicon layer on the dielectric layer; etching the polysilicon layer; performing an isotropic plasma etching process on the etched polysilicon layer by using a mixed gases containing a fluorine-based gas and oxygen gas; and cleaning the semiconductor substrate subjected to the isotropic plasma etching process, thereby forming a gate. The present invention further provides a method for forming a shallow trench isolation region, which can improve the filling quality of a subsequent spacer and the electrical properties of the resultant shallow trench isolation region, and a method for planarizing an etched surface of silicon substrate, which can improve the etching uniformity of the surface of silicon substrate. | 12-08-2011 |
Sharen Han, Shanghai CN
| Patent application number | Description | Published |
|---|---|---|
| 20090125806 | Instant message system with personalized object and method thereof - An instant message system with personalized object and a method thereof are provided, so as to solve the problem that text information of conventional instant message system is difficult to be understood due to expression symbols and text information exit simultaneously. In the instant message system with personalized object, by separating the text information and the personalized object and determining whether the text information has an emotional term, personalized object expression images are selected, and the personalized object expression images are expressed in the personalized object, so as to achieve the efficacy of separating the text information input and the personalized object expression images without influencing the understanding of the text information. | 05-14-2009 |
Shi Zhe Han, Shanghai CN
| Patent application number | Description | Published |
|---|---|---|
| 20110239049 | Computer Data Protection Lock - An information handling system includes a lock, a switch, and a south bridge. The lock is configured to receive a key and to alternate between a locked position and an unlocked position. The switch is in communication with the lock. The switch is configured to receive a signal from the lock, to close if the lock is in the locked position, and to open if the lock is in the unlocked position. The south bridge is in communication with the switch. The south bridge is configured to disable a plurality of communication ports of the information handling system when the switch is closed, and configured to enable the communication ports when the switch is opened. | 09-29-2011 |
Weilin Han, Shanghai CN
| Patent application number | Description | Published |
|---|---|---|
| 20120118711 | UNDERCARRIAGE AND KEYLOCK ASSEMBLY FOR USE WITH A CIRCUIT BREAKER - An undercarriage for use with a circuit breaker includes a bottom plate, a front beam removably coupled to the bottom plate via a lead screw, wherein the lead screw is configured to engage with a threaded support that is coupled to the bottom plate to facilitate racking the circuit breaker in a switchgear. The undercarriage also includes a keylock assembly configured to enable racking the circuit breaker in the switchgear. The keylock assembly includes a lock and an interlock configured to couple to the lock such that the interlock is movable between a locked position and an unlocked position, wherein engagement of a racking handle with the lead screw is enabled when the interlock is in the unlocked position. | 05-17-2012 |
Xiaodong Han, Shanghai CN
| Patent application number | Description | Published |
|---|---|---|
| 20120030255 | SYSTEMS AND METHODS FOR MODELING ELECTRICAL ACTIVITY OF AN ANATOMICAL STRUCTURE - A system for modeling electrical activity of an anatomical structure. The system includes a database that is configured to store cell set data corresponding to a group of cells of the anatomical structure. The cell set data includes a cell model that represents electrical activity of the group of cells. The cell model has a model parameter that relates to ion channels in the cells. The electrical activity represented by the cell model is at least partially based upon the model parameter. The system also includes a user interface that is configured to accept user inputs to change the model parameter and thereby change the electrical activity represented by the cell model to form a reconfigured cell model. The system also includes a display that is configured to display the user inputs and a processor that is configured to determine the electrical activity of the anatomical structure using the reconfigured cell model. | 02-02-2012 |
Xingchun Han, Shanghai CN
| Patent application number | Description | Published |
|---|---|---|
| 20090163512 | Spiroindolinone Derivatives - There are provided compounds of the formula | 06-25-2009 |
| 20100190814 | SPIROINDOLINONE DERIVATIVE PRODRUGS - There are provided compounds of the formula | 07-29-2010 |
| 20100204257 | SPIROINDOLINONE PYRIDINE DERIVATIVES - There are provided compounds of the formula | 08-12-2010 |
| 20100273819 | 3,3'-Spiroindolinone Derivatives - There are provided compounds of the formula | 10-28-2010 |
Yinan Han, Shanghai CN
| Patent application number | Description | Published |
|---|---|---|
| 20100283926 | METHOD AND RESULTING CAPACITOR STRUCTURE FOR LIQUID CRYSTAL ON SILICON DISPLAY DEVICES - In a specific embodiment, the present invention provides an LCOS device. The device has a semiconductor substrate, e.g., silicon substrate. The device has a transistor formed within the semiconductor substrate. The transistor has a first node, a second node, and a row node. A first capacitor structure is coupled to the transistor. The first capacitor structure includes a first polysilicon layer coupled to the second node of the transistor. The first capacitor structure also has a first capacitor insulating layer overlying the first polysilicon layer and a second polysilicon layer overlying the insulating layer. The second polysilicon layer is coupled to a reference potential, e.g., ground. The device has a second capacitor structure coupled to the transistor. The second capacitor structure has a first metal layer coupled to the reference potential, a second capacitor insulating layer, and a second metal layer coupled to the second node of the transistor. A pixel electrode comprises the first metal layer. The pixel electrode is coupled to the second node of the transistor. A mirror surface is on the pixel electrode. The device has a light shielding layer formed from a portion of the second metal layer. | 11-11-2010 |
| 20120009794 | Method for Planarization of Wafer and Method for Formation of Isolation Structure in Top Metal Layer - The invention discloses a planarization method for a wafer having a surface layer with a recess, comprises: forming an etching-resist layer on the surface layer to fill the entire recess; etching the etching-resist layer and the surface layer, till the surface layer outside the recess is flush to or lower than the bottom of the recess, the etching speed of the surface layer being higher than that of the etching-resist layer; removing the etching-resist layer; and etching the surface layer to a predetermined depth. The method can avoid concentric ring recesses on the surface of the wafer resulted from a chemical mechanical polishing (CMP) process in the prior art, and can be used to obtain a wafer surface suitable for optical applications. | 01-12-2012 |
Yingjie Han, Shanghai CN
| Patent application number | Description | Published |
|---|---|---|
| 20110254845 | IMAGE PROCESSING METHOD AND IMAGE PROCESSING APPARATUS - The present invention proposes an image processing method and an image processing apparatus, in which an object of interest is selected in a three-dimensional scene by using information on a section parallel to a sight line, and a surface is generated to divide the line of sight passing through the object into two parts, so as to display the user-interested object through an opaque area by establishing different rendering parameters for the two parts of the sight line. | 10-20-2011 |
Ying-Jie Han, Shanghai CN
| Patent application number | Description | Published |
|---|---|---|
| 20100253293 | SWITCH EMBEDDED INTEGRATED CIRCUIT AND METHOD FOR BATTERY PROTECTION - A switch embedded integrated circuit for battery protection includes a first pin to be connected with one terminal of a battery, a second pin to be connected with a load or charger, a third pin to be connected with another terminal of the battery, a MOSFET having a body diode thereof and connected between the first and second pins, a control logic circuit and a detection circuit. The detection circuit monitors the voltage between the first pin and the third pin to determine a detection signal for the control logic circuit to turn on or off the MOSFET and switch the direction of the body diode, thereby providing an over charging and an over discharging protection functions. | 10-07-2010 |
| 20110169456 | SWITCH EMBEDDED INTEGRATED CIRCUIT AND METHOD FOR BATTERY PROTECTION - A switch embedded integrated circuit for battery protection includes a MOSFET having a body diode, and a control logic circuit for switching the MOSFET and the direction of the body diode to control the charge current to and the discharge current from a battery. The control logic circuit turns off the MOSFET once any abnormal operation such as over-voltage and under-voltage happens, and turns on the MOSFET according to an OVPR threshold, an OVPR delay time, an UVPR threshold and an UVPR delay time. The OVPR threshold and the OVPR delay time are determined depending on the battery being coupled to a load or a charger, or floating. | 07-14-2011 |
Zhen Xing Han, Shanghai CN
| Patent application number | Description | Published |
|---|---|---|
| 20120110287 | SNAPSHOTS IN A HYBRID STORAGE DEVICE COMPRISING A MAGNETIC DISK AND A SOLID STATE DISK - One or more snapshots of data stored over a period of time are maintained in a hybrid storage device comprising a magnetic disk and a solid state disk, wherein a selected snapshot stores information that allows recovery of data that is stored in the hybrid storage device at a selected point in time of the period of time. The hybrid storage device receives an input/output (I/O) command from a computational device. A category of a plurality of categories to which the I/O command belongs is determined, wherein the plurality of categories comprise writing to an unused block, writing to a used block, reading from an unused block, and reading from a used block. In response to determining the category to which the I/O command belongs, the I/O command is handled by one of the magnetic disk and the solid state disk based on the determined category. | 05-03-2012 |
Zhi Han, Shanghai CN
| Patent application number | Description | Published |
|---|---|---|
| 20110012411 | ROTARY MECHANISM OF ROTARY SEATS - A rotary mechanism includes an upper seat pan, a lower seat pan and an arc slideway mechanism. The upper and lower seat pans are connected at their sides and can rotate relative to each other. A middle inner slide rail of the arc slideway mechanism, which has a long through-hole in its center and is fixed to the lower seat pan, is positioned between an upper supporting plate and a lower supporting plate, both of which have a long aperture in their respective centers. Fixed parts run through the long through-hole and the long apertures, and fix an upper outer slide rail and a lower outer slide rail. A locking mechanism having portions fixed to the upper seat pan and the lower seat pan, respectively, is arranged to cooperate with the arc slideway mechanism to limit relative rotation of the upper and lower seat pans. | 01-20-2011 |
Zhu Han, Shanghai CN
| Patent application number | Description | Published |
|---|---|---|
| 20110178981 | COLLECTING COMMUNITY FEEDBACK FOR COLLABORATIVE DOCUMENT DEVELOPMENT - A Web based community feedback collection tool. The Web based community feedback collection tool is programmed to establish the linkage between the traditional document editing tools (e.g., MS Word, Powerpoint) and a Web based community feedback collection tool. A writer could get the summarized feedback generated from Reader/Web community directly when they open the document through the traditional document editing tool. The reader could provide feedback directly as well when they read the document through the document editing tool. | 07-21-2011 |
| 20110320709 | REALIZING A STORAGE SYSTEM - A storage system and a method for realizing a storage system is disclosed, the storage system comprising: a disk array comprising at least one solid state disk and at least one non-solid state disk; and a storage control means configured to: in response to entering a scrubbing mode, scan and move data blocks in the at least one non-solid state disk in the disk array to form more continuous free blocks. The storage system of the present invention has good read and write performances, higher data reliability and availability, and lower cost. | 12-29-2011 |