Grasso, IT
Angelo Grasso, Canelli (asti) IT
Patent application number | Description | Published |
---|---|---|
20110203880 | BRAKING UNIT FOR A TRAIN COMPRISING A PLURALITY OF WAGONS FOR GOODS TRANSPORTATION - The braking system comprises | 08-25-2011 |
20150061359 | BRAKING INSTALLATION FOR A RAILWAY TRAIN INCLUDING A PLURALITY OF WAGONS FOR TRANSPORTING GOODS - The braking installation ( | 03-05-2015 |
Antonio Grasso, Lecce IT
Patent application number | Description | Published |
---|---|---|
20090177671 | SYSTEM AND METHOD FOR AUTOMATING ETL APPLICATION - Novel tools for development and operation of ETL (Extract Transform Load) systems for populating databases. An embodiment uses metadata tables to describe relationships between jobs to run for processing data. These relationships can include parent-child job relation, and priority. These tools create a DataStage Service Architecture (DSA) that helps automate and control the ETL process. Other tools allow developers to easily view and update the ETL process. | 07-09-2009 |
Bruno Grasso, Asti IT
Patent application number | Description | Published |
---|---|---|
20120024494 | COOLING ASSEMBLY FOR A MOTOR VEHICLE - A cooling assembly for a motor vehicle provided with a liquid-cooled internal combustion engine. The assembly has a radiator intended to be supplied with a flow of a liquid coolant coming from the engine, a condenser for use in an air-conditioning system of the vehicle, mounted facing the radiator, and a ventilation assembly. The ventilation assembly includes a plate-like shroud mounted facing the condenser, on a side remote from the radiator, and carrying a motor-driven fan capable of inducing a flow of air through the radiator and the condenser. The ventilation assembly is connected directly to the radiator, and the condenser is directly connected to the ventilation assembly and/or the radiator such that it is separately detachable and extractable, and possibly mountable again, leaving the ventilation assembly and the radiator in place. | 02-02-2012 |
Daniele Grasso, Mascali IT
Patent application number | Description | Published |
---|---|---|
20160103225 | RECEIVER FOR RECEIVING A PLURALITY OF GNSS (GLOBAL NAVIGATION SATELLITE SYSTEM) SIGNALS - A receiver is arranged to receive a plurality of Global Navigation Satellite System (GNSS) signals from up to four different satellite navigation systems including a GLONASS system, a BeiDou system, a GPS system, and a Galileo system. Received GNSS signals are mixed with a first local frequency signal to generate a plurality of mixed signals. The mixed signals are processed in up to three parallel branches. In a first branch, a first portion of the mixed signals are transformed by passing the first portion through a band-pass filter having a bandwidth between about 0 MHz and 46 MHz and by amplifying the filtered signals with an AGC circuit. In a second branch, a second portion of the mixed signals are transformed by rejecting image signals of the second portion with an image rejection filter and mixing image rejection filter output signals with a second local frequency signal to derive first remixed signals. In a third branch, a third portion of the mixed signals are transformed by adjusting a phase of the third portion to overlap a band of the first remixed signals. The adjusted third portion of the mixed signals and the first remixed signals are concurrently band pass filtered with a low IF filter. | 04-14-2016 |
Ennio Grasso, Torino IT
Patent application number | Description | Published |
---|---|---|
20080215613 | Method and System For Transferring Objects Between Programming Platforms Computer Program Product Thereof - Objects are transferred between a first and a second platform, the platforms being, e.g. Java and Net platforms, providing a reflection framework adapted to allow introspection of the meta-information that describes the structure of the objects. The arrangement provides for translating the objects to be transferred into XML payloads by reading the characteristics of the objects through the reflection framework, thereby carrying out introspection of the meta-information that describes the structure of the classes of the objects. The objects translated into XML payloads are transferred from the first to the second platform by means of an asynchronous peer-to-peer delivery facility, such as TCP or UDP. The objects transferred as XML payloads to the second platform are then re-translated into objects of the second platform. | 09-04-2008 |
20090209202 | Managing anonymous communications between users based on short-range wireless connection identifiers - A method for managing in network equipment of a communication network anonymous communications between a first and a second mobile user apparatus includes: a) receiving from the first mobile user apparatus, through a first network connection, data indicating that a short-range wireless connection between the first mobile user apparatus and the second mobile user apparatus has been established, the data including a second unique short-range wireless connection identifier associated with the second mobile user apparatus and a message for the second mobile user apparatus; b) by using the second unique short-range wireless connection identifier, obtaining a network address associated with the second mobile user apparatus; and c) by using the network address obtained in b), sending data to the second mobile user apparatus through a second network connection, the data including the message received in a) from the first mobile user apparatus and a first anonymous identifying code univocally associated with the first mobile user apparatus. | 08-20-2009 |
20100134587 | VIDEO COMMUNICATION METHOD AND SYSTEM - A method of communication with a remote user provided with a videocommunication terminal includes: establishing a communication session with the user's videocommunication terminal; loading a web page associated with the communication session, the loaded web page including at least one portion defining a respective association between at least one browsing action to be performed on the loaded web page and at least one predefined user interaction with the videocommunication terminal; rendering the loaded web page and forming an image corresponding to the rendered loaded web page; video-encoding the formed image so as to create an encoded video, and transmitting the encoded video to the user's videocommunication terminal; concurrently with the transmitting of the encoded video, receiving information related to a predefined user interaction with the videocommunication terminal; retrieving from the loaded web page the browsing action associated with the predefined user interaction with the videocommunication terminal; and executing the retrieved browsing action. | 06-03-2010 |
20100198954 | METHOD AND SYSTEM FOR THE PROVISION SEESION CONTROL IN AN LOCAL AREA NETWORK - A method for enabling a local area network (LAN) appliance, supporting a synchronous-invocation/broadcast-notification protocol, to control communication sessions in a wide area network (WAN), the wide area network supporting a session-control protocol, includes: a) receiving from the LAN appliance a synchronous-invocation/broadcast-notification-protocol message invoking an operation for controlling a predetermined communication session in the wide area network, the execution of the operation involving an exchange of at least two session-control-protocol messages with at least one WAN apparatus supporting the session-control-protocol; b) processing the synchronous-invocation/broadcast-notification-protocol message received in a) to generate a first of the at least two session-control-protocol messages, which is adapted to start the execution of the operation; c) sending the message generated in b) toward said wide area network to start the execution of the operation; d) suspending a response for the LAN appliance to the invoked operation waiting for a condition indicating an outcome of the operation; e) when the condition is available, generating the response for the LAN appliance, the response being indicative of the outcome of the operation; and f) sending the response generated in e) to the LAN appliance. | 08-05-2010 |
20150372485 | AUTOMATIC SYSTEM FOR CONTROLLING APPLIANCES - A system for managing house appliances supplied through a power grid is provided. Each house appliance operates according to at least one corresponding operative mode. Each operative mode comprises a sequence of operative phases. The system comprises at least one control unit interfaced with the house appliances for exchanging data. The at least one control unit collects power profile data comprising timing and electric power consumption data of each operative phase of each operative mode of the house appliances; generates a time schedule of the house appliances operations by distributing in time the execution of the operative phases thereof such that total power consumption of house appliances is kept under a maximum power threshold of the power grid; and controls the operation of the appliances based on the time schedule. The at least one control unit is configured to generate the time schedule by exploiting a Particle Swarm Optimization approach. | 12-24-2015 |
Gaetano Grasso, Giovinazzo IT
Patent application number | Description | Published |
---|---|---|
20100186372 | METHOD FOR REGENERATING A PARTICULATE FILTER OF AN INTERNAL-COMBUSTION ENGINE - A method for regenerating a particulate filter of an internal-combustion engine, provides for air to be supplied into the exhaust gas pipe upstream of the particulate filter in order to perform post-combustion in the exhaust gas pipe. The method provides for fuel to be supplied to the cylinders of the internal-combustion engine by means of a high-pressure pumping unit, and for fuel to be supplied into the exhaust pipe upstream of the particulate filter by means of the high-pressure pumping unit. | 07-29-2010 |
Gianleonardo Grasso, Giarre (catania) IT
Patent application number | Description | Published |
---|---|---|
20120168909 | RADIATION HARDENED BIPOLAR INJUNCTION TRANSISTOR - A method for integrating a bipolar injunction transistor in a semiconductor chip includes the steps of forming an intrinsic base region of a second type of conductivity extending in the collector region from a main surface through an intrinsic base window of the sacrificial insulating layer, forming an emitter region of the first type of conductivity extending in the intrinsic base region from the main surface through an emitter window of the sacrificial insulating layer, removing the sacrificial insulating layer, forming an intermediate insulating layer on the main surface, and forming an extrinsic base region of the second type of conductivity extending in the intrinsic base region from the main surface through an extrinsic base window of the intermediate insulating layer | 07-05-2012 |
Gianleonardo Grasso, Giarre IT
Patent application number | Description | Published |
---|---|---|
20150279988 | INTEGRATED VACUUM MICROELECTRONIC STRUCTURE AND MANUFACTURING METHOD THEREOF - An integrated vacuum microelectronic structure is described as having a highly doped semiconductor substrate, a first insulating layer placed above said doped semiconductor substrate, a first conductive layer placed above said first insulating layer, a second insulating layer placed above said first conductive layer, a vacuum trench formed within said first and second insulating layers and extending to the highly doped semiconductor substrate, a second conductive layer placed above said vacuum trench and acting as a cathode, a third metal layer placed under said highly doped semiconductor substrate and acting as an anode, said second conductive layer is placed adjacent to the upper edge of said vacuum trench, the first conductive layer is separated from said vacuum trench by portions of said second insulating layer and is in electrical contact with said second conductive layer. | 10-01-2015 |
Giorgio Grasso, Milano IT
Patent application number | Description | Published |
---|---|---|
20080219621 | Point-To-Point Optical Fibre Link - Point-to-point link for the transmission of digital signals includes two opto-electronic conversion apparatuses and an optical cable including at least one optical fiber having two terminal portions, each opto-electronic conversion apparatus including an opto-electronic device optically coupled to a respective terminal portion between the two terminal portions of the at least one optical fiber, wherein at least one of the two opto-electronic conversion apparatuses is adapted to keep the respective terminal portion of the optical fiber in bent position with a bending radius R, where 1.5 mm≦R≦2.5 mm, and to keep the respective opto-electronic device optically coupled to the bent terminal portion in order to allow the transmission of the digital signals between the optical fiber and the at least one of the two opto-electronic conversion apparatuses; and at least the bent terminal portion of the at least one optical fiber is such as to satisfy the following relationship r/R<0.07*n/(35+n), where n is the stress corrosion susceptibility factor and r is the radius of the cladding of the optical fiber. | 09-11-2008 |
20140209148 | SOLAR CONCENTRATOR FOR PHOTOVOLTAIC SYSTEMS - A solar concentrator ( | 07-31-2014 |
Giorgio Grasso, Monza IT
Patent application number | Description | Published |
---|---|---|
20100183312 | METHOD AND DEVICE FOR HITLESS TUNABLE OPTICAL FILTERING - The method for filtering an optical signal comprising a plurality of channels lying on a grid of optical frequencies equally spaced by a frequency spacing and occupying an optical bandwidth, comprises: a) operating an optical filter comprising a plurality of resonators each having a respective free spectral range, wherein a first resonator of the plurality is optically coupled to the optical signal and the remaining resonators are optically coupled in series to the first resonator, so that a respective resonance of each one of the plurality of resonators falls within a first frequency band having bandwidth less than or equal to 15 GHz; b) operating the optical filter so as to obtain a separation between any resonance of at least one resonator falling within the optical bandwidth with respect to a resonance of at least another different resonator nearest to the any resonance, the separation being greater than or equal to 150 GHz and no more than 1 THz; c) tuning all the resonators of the optical filter so as to move all respective resonances of the resonators by a respective frequency interval greater than the frequency spacing while maintaining a distance between the any resonance of the at least one resonator with respect to the nearest resonance of the at least another different resonator not less than 150 GHz and no more than 1 THz; and d) operating the optical filter so that a further respective resonance of each one of the plurality of resonators falls within a second frequency band, different from the first frequency band, having bandwidth less than or equal to 15 GHz. A corresponding device for filtering an optical signal is disclosed. | 07-22-2010 |
20100232802 | OPTICAL TRANSMISSION SYSTEM WITH OPTICAL CHROMATIC DISPERSION COMPENSATOR - Optical transmission system ( | 09-16-2010 |
20140105595 | OPTICAL AMPLIFICATION STAGE FOR OTDR MONITORING AND RELATED METHOD AND SYSTEM FOR OTDR MONITORING OF AN OPTICAL COMMUNICATION LINK - Optical amplification stage ( | 04-17-2014 |
20150340832 | OPTICAL AMPLIFIER AND RELATED METHOD - An optical amplifier ( | 11-26-2015 |
Giorgio Grasso, Milan IT
Patent application number | Description | Published |
---|---|---|
20090204805 | Method for secure signal transmission in a telecommunication network, in particular in a local area network - In a telecommunication network, a modular expandable gateway connects a local area network to a wide area network and includes a base module and a plurality of add-on modules arranged in one or more stacks, the base module and the add-modules including respective encryption/decryption engines to exchange secure information with each other, thus frustrating any possible fraudulent interception of the information at the module interconnections. | 08-13-2009 |
Giovanni Grasso, Genova IT
Patent application number | Description | Published |
---|---|---|
20090305897 | Superconduting Composite Wire Made from Magnesium Diboride - A superconducting composite wire with superconducting phase of magnesium diboride comprises: a core of conductive metal ( | 12-10-2009 |
Giuseppe Grasso, San Giovanni La Punta IT
Patent application number | Description | Published |
---|---|---|
20120123611 | SYSTEM FOR IDENTIFYING THE COMPONENTS OF A VEHICLE - A system for identifying a plurality of components of a vehicle that includes a plurality of non-volatile memories for storing identifiers associated with the plurality of vehicle components, a controller of the plurality of the vehicle components, a communication network configured for connecting the controller to the plurality of memories, and an identifiers memory including a portion to store a list of a plurality of type-approved identifiers associated with the plurality of type-approved vehicle components. The controller receives the identifiers, reads from the portion of the identifiers memory the list of type-approved identifiers, and checks if the identifiers of the plurality of components are included in the list of the type-approved identifiers, and when the controller detects that an identifier associated with a component out of the plurality of components is not included in the list, the controller blocks operation of the component. | 05-17-2012 |
Leandro Grasso, Sortino IT
Patent application number | Description | Published |
---|---|---|
20160094379 | SYSTEM FOR THE CORRECTION OF AMPLITUDE AND PHASE ERRORS OF IN-QUADRATURE SIGNALS, CORRESPONDING RECEIVER AND METHOD - A system may be for the correction of phase and amplitude errors. The system may receive a first input signal and a second input signal and supply a first output signal and a second output signal. The system may include two adders that supply the first and second output signals, respectively. The two adders may be configured for computing a sum of the first and second input signals, and multiplying the weighted sum by a third coefficient. Moreover, the first coefficient or the second coefficient of the first adder may be variable to enable correction of the phase errors, and the third coefficient of the second adder may be variable to enable correction of the amplitude errors. | 03-31-2016 |
Massimo Grasso, Trivolzio (pv) IT
Patent application number | Description | Published |
---|---|---|
20080266043 | PLANAR TRANSFORMER ARRANGEMENT - A planar transformer arrangement and method provide isolation between an input signal and an output signal. The planar transformer arrangement includes a planar medium having a first layer, a second layer, and a dielectric interlayer arranged between the first and second layers; at least one meandering primary winding arranged on the first layer of the planar medium, a current flow being induced within the primary winding in accordance with the input signal; at least one meandering secondary winding arranged on the second layer of the planar medium, the primary and secondary windings forming a planar transformer, whereby a voltage is induced across the secondary winding in accordance with the current flow within the primary winding; and a mode elimination arrangement configured to produce a compensated voltage by compensating for a common mode interference on the voltage induced across the secondary winding, the mode elimination arrangement being further configured to generate the output signal in accordance with the compensated voltage; wherein the dielectric interlayer of the planar medium provides a voltage isolation between the primary and secondary windings. | 10-30-2008 |
Massimo Grasso, Trivolzio IT
Patent application number | Description | Published |
---|---|---|
20080297212 | START-UP CIRCUITY FOR PROVIDING A START-UP VOLTAGE TO AN APPLICATION CIRCUIT - A startup circuit for providing a startup voltage from a high voltage DC bus voltage to an application circuit, the startup circuit comprising an integrated circuit package for at least a control circuit for driving at least one power switch of the application circuit having a low voltage terminal; a dropping resistor in the integrated circuit package having a first terminal for coupling to the high voltage DC bus and a second terminal, the dropping resistor dropping the high voltage DC bus voltage to a reduced voltage and providing the reduced voltage at the second terminal; further comprising a low voltage regulator coupled to the second terminal for using the reduced voltage for enabling generation of a regulated startup low voltage DC output at a preset level at the low voltage terminal for powering at least one part of the application circuit during startup of the application circuit, wherein the high voltage DC bus voltage is the only voltage source provided externally to the integrated circuit package. | 12-04-2008 |
20090102488 | GROUND FAULT DETECTION CIRCUIT FOR USE IN HIGH VOLTAGE MOTOR DRIVE APPLICATIONS - An integrated ground fault detection circuit in accordance with an embodiment of the present application includes a shunt resistor provided on a positive rail of a DC bus, a high voltage pocket including a sensory circuit connected to the shunt resistor and operable to detect a fault condition indicating a short circuit and a transmitter section operable to continuously transmit a fault condition signal indicating the fault condition and a low voltage pocket including a receiver operable to receive the fault condition signal from the sensory circuit and a logic unit, connected to the receiver, and operable to provide a fault output signal indicating the presence of a fault condition based on the fault condition signal. | 04-23-2009 |
20130271201 | System on Chip for Power Inverter - According to an exemplary implementation, an integrated circuit (IC) includes a logic circuit monolithically formed on the IC. The logic circuit is configured to generate modulation signals for controlling power switches of a power inverter. The logic circuit generates the modulation signals based on at least one input value. The IC further includes a voltage level shifter monolithically formed on the IC. The voltage level shifter is configured to shift the modulation signals to a voltage level suitable for driving the power switches of the power inverter. The logic circuit can be a digital logic circuit and the input value can be a digital input value. The IC can also include a sense circuit monolithically formed on the IC. The sense circuit is configured to generate the input value. | 10-17-2013 |
20140028369 | Level Shifter Utilizing Bidirectional Signaling Through a Capacitive Isolation Barrier - According to an exemplary implementation, a level shifter includes a low voltage circuit and a high voltage circuit. The low voltage circuit is configured to provide a differential signal to the high voltage circuit through a capacitive isolation barrier. The high voltage circuit is configured to receive the differential signal from the low voltage circuit through the capacitive isolation barrier so as to level shift the differential signal from a first ground of the low voltage circuit to a second ground of the high voltage circuit. The high voltage circuit is further configured to provide a feedback signal to the low voltage circuit through the capacitive isolation barrier. The low voltage circuit can be configured to receive the feedback signal from the low voltage circuit between edges of the differential signal. | 01-30-2014 |
20140028371 | Level Shifter Having Feedback Signal From High Voltage Circuit - According to an exemplary implementation, a level shifter includes a low voltage circuit and a high voltage circuit. The low voltage circuit is configured to provide a differential signal to the high voltage circuit. The high voltage circuit is configured to receive the differential signal from the low voltage circuit so as to level shift the differential signal from a first ground of the low voltage circuit to a second ground of the high voltage circuit. The differential signal is provided by the low voltage circuit responsive to a feedback signal from the high voltage circuit. The feedback signal can indicate common mode noise in the level shifter. Furthermore, the low voltage circuit can be configured to refresh the differential signal responsive to the feedback signal. | 01-30-2014 |
20150054564 | Level Shifter Utilizing a Capacitive Isolation Barrier - According to an exemplary implementation, a level shifter includes a low voltage circuit and a high voltage circuit. The low voltage circuit is configured to provide a differential signal to the high voltage circuit through a capacitive isolation barrier. The high voltage circuit is configured to receive the differential signal from the low voltage circuit through the capacitive isolation barrier so as to level shift the differential signal from a first ground of the low voltage circuit to a second ground of the high voltage circuit. The high voltage circuit is further configured to provide a feedback signal to the low voltage circuit through the capacitive isolation barrier. The low voltage circuit can be configured to receive the feedback signal from the low voltage circuit between edges of the differential signal. | 02-26-2015 |
20150207432 | System on Chip with Power Switches - According to an exemplary implementation, an integrated circuit (IC) includes a logic circuit monolithically formed on the IC. The logic circuit is configured to generate modulation signals for controlling power switches of a power inverter. The logic circuit generates the modulation signals based on at least one input value. The IC further includes a voltage level shifter monolithically formed on the IC. The voltage level shifter is configured to shift the modulation signals to a voltage level suitable for driving the power switches of the power inverter. The logic circuit can be a digital logic circuit and the input value can be a digital input value. The IC can also include a sense circuit monolithically formed on the IC. The sense circuit is configured to generate the input value. | 07-23-2015 |
Omar Grasso, Chivasso IT
Patent application number | Description | Published |
---|---|---|
20150219931 | COLOURED GLASS LENS FOR EYEGLASSES AND METHOD FOR MAKING IT - A colored glass lens for eyeglasses and a method for making such lens, where the lens includes a front glass wafer and a rear glass wafer having a convex surface connected to a concave surface of the front wafer, at least one of either the convex surface of the rear wafer or the concave surface of the front wafer being colored, and a layer of glue interposed between the surfaces for bonding the front and rear wafers to each other. | 08-06-2015 |
Peter Grasso, Bolzano IT
Patent application number | Description | Published |
---|---|---|
20120220818 | Middle Ear Implant for Otosclerosis - A middle ear transducer arrangement is described for engaging a round window membrane of a patient cochlea. A mechanical transducer is surgically implantable into a fixed position in the round window niche of the patient cochlea adjacent to the round window membrane. A drive face on the outer surface of the transducer has a diameter less than half the diameter of the round window membrane. The fixed position of the transducer engages the drive face against a side section of the round window membrane without engaging the center point to generate an acoustic stimulation signal for perception as sound. | 08-30-2012 |
20140107441 | Monitoring of Hearing Preservation During Cochlear Implant Surgery Using Stapedial Reflex Measurement - A method is described for surgical implantation of a cochlear implant system. An intraoperative baseline value stapedial reflex response is determined for a cochlear implant patient. Then while performing a given step in a multi-step surgical process to implant a cochlear implant system in the patient, the stapedial reflex response is monitored, and if the stapedial reflex response changes from the baseline value response more than a safe change threshold value, the given step is stopped. | 04-17-2014 |
Rosarioroberto Grasso, Acicastello (ct) IT
Patent application number | Description | Published |
---|---|---|
20120274393 | DYNAMIC BIASING CIRCUIT FOR A PROTECTION STAGE USING LOW VOLTAGE TRANSISTORS - A biasing circuit may include an input configured to receive a supply voltage, a value of which is higher than a limit voltage. The biasing circuit may also include a control stage configured to generate first and second control signals with mutually complementary values, equal alternatively to a first value, in a first half-period of a clock signal, or to a second value, in a second half-period of the clock signal. The first and second values may be a function of the supply and limit voltages. The biasing circuit may also include a biasing stage configured to generate a biasing voltage as a function of the values of the first and second control signals. The first and second control signals may control transfer transistors for transferring the supply voltage to respective outputs, while the biasing voltage may be for controlling protection transistors to reduce overvoltages on the transfer transistors. | 11-01-2012 |
Rosario Roberto Grasso, Acicastello (ct) IT
Patent application number | Description | Published |
---|---|---|
20120002473 | BACKGROUND POWER CONSUMPTION REDUCTION OF ELECTRONIC DEVICES - An electronic device including a set of functional block, and a biasing block for generating a set of bias voltages for the functional blocks. The electronic device further includes a holding block coupled between the biasing block and the functional blocks for providing each bias voltage to at least one corresponding functional block, for each bias voltage the holding block including a capacitive element for storing the bias voltage, and a switch element switchable between an accumulation condition wherein provides the bias voltage from the biasing block to the capacitive element and to the at least one corresponding functional block, and a release condition wherein isolates the capacitive element from the biasing block and provides the bias voltage from the capacitive element to the at least one corresponding functional block, and a control block for alternately switching the switching elements between the accumulation condition and the release condition. | 01-05-2012 |
20130272068 | MANAGING OF THE ERASING OF OPERATIVE PAGES OF A FLASH MEMORY DEVICE THROUGH SERVICE PAGES - A method for managing a flash memory device including pages of memory cells is described. The memory device may be erasable at the page level, and the pages may include operative pages for storing operative values and service pages for storing information relating to the erasing of the operative pages. In response to a request to erase selected operative pages, the method may include determining a service page in use among the service pages according to service information stored in the service pages, verifying the presence a service page to be erased, and applying an erasing pulse to each service page to be erased. The method may also include writing an address of the operative pages into the service page in use, erasing the selected operative pages, and writing a completion indication of the erasing of the selected operative pages into the service page in use. | 10-17-2013 |
Rosario Roberto Grasso, Acicastello IT
Patent application number | Description | Published |
---|---|---|
20090284304 | CIRCUIT FOR GENERATING A TEMPERATURE-COMPENSATED VOLTAGE REFERENCE, IN PARTICULAR FOR APPLICATIONS WITH SUPPLY VOLTAGES LOWER THAN 1V - An embodiment of a circuit is described for the generation of a temperature-compensated voltage reference of the type comprising at least one generator circuit of a band-gap voltage, inserted between a first and a second voltage reference and including an operational amplifier, having in turn a first and a second input terminal connected to an input stage connected to these first and second input terminal and comprising at least one pair of a first and a second bipolar transistor for the generation of a first voltage component proportional to the temperature. The circuit also comprises the control block connected to the generator circuit of a band-gap voltage in correspondence with at least one first control node which is supplied with a biasing voltage value comprising at least one voltage component which increases with the temperature for compensating the variations of the base-emitter voltage of the first and second bipolar transistors and ensure the turn-on of a pair of input transistors of the operational amplifier. The circuit has an output terminal suitable for supplying a temperature-compensated voltage value obtained by the sum of the first voltage component proportional to the temperature and of a second component inversely proportional to the temperature. | 11-19-2009 |
20110102049 | CIRCUIT FOR GENERATING A REFERENCE VOLTAGE WITH COMPENSATION OF THE OFFSET VOLTAGE - An embodiment of a circuit includes first and second branches, an amplifier, a compensation circuit, and a bias unit. The first and second branches are respectively operable to generate first and second currents. The amplifier has a first amplifier input node coupled to the first branch, a second amplifier input node coupled to the second branch, an amplifier output node coupled to the first and second branches, and a first compensation node. The compensation unit is operable to provide a first offset-compensation signal to the first compensation node. And the first bias unit is operable to provide first and second bias signals to the first and second input nodes, respectively, such that the amplifier is operable to cause the first current to approximately equal the second current. | 05-05-2011 |
20110102058 | CIRCUIT FOR GENERATING A REFERENCE VOLTAGE - An embodiment of a bandgap voltage reference circuit for generating a bandgap voltage reference. Said embodiment comprises a current generator controlled by a first driving voltage for generating a first current depending on the driving voltage, and a first reference circuit element coupled to the controlled current generator for receiving the first current and generating a first reference voltage in response to the first current. The circuit further comprises a second reference circuit element for receiving a second current corresponding to the first current; said second reference circuit element is adapted to generate a second reference voltage in response to the second current. Said circuit further comprises a third reference circuit element for receiving a third current corresponding to the first current and generating the bandgap reference voltage in response to the third current, and an operational amplifier. The operational amplifier has a first input terminal coupled to the first circuit element for receiving a first reference voltage input based on the first reference voltage, a second input terminal coupled to the second reference circuit element for receive a second input voltage based on the second reference voltage and an output terminal coupled to the controlled current generator to provide the first driving voltage to the current generator according to the difference between the first input voltage and the second input voltage. The circuit also comprises a control circuit comprising first capacitive means and second capacitive means. The first capacitive means have a first terminal coupled to the first reference circuit element to receive the first reference voltage and a second terminal coupled to the first input terminal to provide the first input voltage. The second capacitive means comprise a first terminal coupled to the second reference circuit element for receiving the second reference voltage and a second terminal coupled to the second input terminal to provide the second input voltage. The control circuit also comprises biasing means to selectively provide a common-mode voltage to the second terminals of the first and second capacitive means. | 05-05-2011 |
Tiberio Grasso, Spinea (venezia) IT
Patent application number | Description | Published |
---|---|---|
20110093138 | COMBINED PILOTING METHOD OF REMOTE OPERATED UNDERWATER VEHICLES, DEVICE FOR ITS IMPLEMENTATION AND SYSTEM USING THE SAME - The present invention relates to a combined piloting method of remote operated underwater vehicles comprising the phases which consist in connecting, to a vertical profile ( | 04-21-2011 |
Valentina Grasso, Carignano (torino) IT
Patent application number | Description | Published |
---|---|---|
20100310422 | OPTICAL BIOSENSOR - The present invention relates to an optical biosensor comprising a porous matrix. In the specific case, reference is made to anodized porous alumina, on the surface of which the biological component specific for the analyte in question is immobilized, and to an optical-signal detector connected to said matrix. The present patent further relates to a biosensor having the porous matrix and the optical detector integrated in a single structure, in particular to biosensors with porous matrix other than porous alumina, for example porous silicon. | 12-09-2010 |
Valentina Grasso, Orbassano (torino) IT
Patent application number | Description | Published |
---|---|---|
20090045163 | METHOD FOR OBTAINING A TRANSPARENT CONDUCTIVE FILM - A method for obtaining a transparent conductive film comprises the steps of providing a transparent substrate, depositing a conductive film, of a thickness not greater than 5 μm, on the transparent substrate, and removing the entire thickness of conductive film from portions of the surface of the substrate in such a way that the residual parts of the conductive film on the substrate define a pattern formed by lines of a width of between 1 nm and 2 μm, with distances between the adjacent lines of between 10 nm and 2 μm, said pattern being predetermined in such a way as to obtain a ratio between full spaces and empty spaces corresponding to a desired degree of optical transmittance for the conductive film. | 02-19-2009 |