Inventors list

Assignees list

Classification tree browser

Top 100 Inventors

Top 100 Assignees


Girkar

Mahesh Baburao Girkar, Cupertino, CA US

Patent application numberDescriptionPublished
20080235294No data loss system with reduced commit latency - Techniques for reducing commit latency in a database system having a primary database system and a standby database system that is receiving a stream of redo data items from the primary. The standby sends an acknowledgment for a received item of redo data before the standby writes the redo data item to a redo log for the stream. When a no more redo event occurs in the standby, the standby sets a “no data lost flag” in the redo log if the stream of redo data items has no gaps and all of the redo data items received in the standby have been written to the redo log. The database system may operate in a first mode in which an acknowledgment is sent as just described and a second mode in which an acknowledgment is sent after the redo data item has been written to the redo log.09-25-2008

Milind Girkar, Sunnyvale, CA US

Patent application numberDescriptionPublished
20100281471METHODS AND APPARATUSES FOR COMPILER-CREATING HELPER THREADS FOR MULTI-THREADING - Methods and apparatuses for compiler-created helper thread for multi-threading are described herein. In one embodiment, exemplary process includes identifying a region of a main thread that likely has one or more delinquent loads, the one or more delinquent loads representing loads which likely suffer cache misses during an execution of the main thread, analyzing the region for one or more helper threads with respect to the main thread, and generating code for the one or more helper threads, the one or more helper threads being speculatively executed in parallel with the main thread to perform one or more tasks for the region of the main thread. Other methods and apparatuses are also described.11-04-2010

Patent applications by Milind Girkar, Sunnyvale, CA US

Milind B. Girkar, Sunnyvale, CA US

Patent application numberDescriptionPublished
20080244549METHOD AND APPARATUS FOR EXPLOITING THREAD-LEVEL PARALLELISM - According to one example embodiment, there is disclosed herein uses partial recurrence relaxation for parallelizing DOACROSS loops on multi-core computer architectures. By one example definition, a DOACROSS may be a loop that allows successive iterations executing by overlapping; that is, all iterations must impose a partial execution order. According to one embodiment, the inventive subject matter may be used to transform the dependence structure of a given loop with recurrences for maximal degree of thread-level parallelism (TLP), where the threads can be mapped on to either different logical processors (in a hyperthreaded processor) or can be mapped onto different physical cores (or processors) in a multi-core processor.10-02-2008
20110067011TRANSFORMATION OF SINGLE-THREADED CODE TO SPECULATIVE PRECOMPUTATION ENABLED CODE - In one embodiment a thread management method identifies in a main program a set of instructions that can be dynamically activated as speculative precomputation threads. A wait/sleep operation is performed on the speculative precomputation threads between thread creation and activation, and progress of non-speculative threads is gauged through monitoring a set of global variables, allowing the speculative precomputation threads to determine its relative progress with respect to non-speculative threads.03-17-2011
20110153983Gathering and Scattering Multiple Data Elements - According to a first aspect, efficient data transfer operations can be achieved by: decoding by a processor device, a single instruction specifying a transfer operation for a plurality of data elements between a first storage location and a second storage location; issuing the single instruction for execution by an execution unit in the processor; detecting an occurrence of an exception during execution of the single instruction; and in response to the exception, delivering pending traps or interrupts to an exception handler prior to delivering the exception.06-23-2011

Patent applications by Milind B. Girkar, Sunnyvale, CA US