Galal
Gehad Galal, Rancho Cordova, CA US
Patent application number | Description | Published |
---|---|---|
20100199277 | Processor Control Register Virtualization to Minimize Virtual Machine Exits - A processor includes a processor control register with a control flag that determines an operating mode of the processor. A pointer to a guest virtual machine context in a portion of a random access memory (RAM) is coupled to the processor. An execution control unit tests a first flag in the guest virtual machine context, the first flag to indicate whether the control flag is owned by a guest virtual machine associated with the guest virtual machine context. The execution control unit maintains the control flag in the processor control register if the control flag is owned by the guest virtual machine and maintains the control flag in a shadow location in the guest virtual machine context if the control flag is not owned by the guest virtual machine. | 08-05-2010 |
Khaled Elmandooh Galal, Verdun CA
Patent application number | Description | Published |
---|---|---|
20090100784 | Rebar Support Assembly - The present invention is directed toward a rebar support assembly utilized in structural construction beams. The assembly may include a frame having chair portion, a cage portion, an intermediate portion, and/or a header portion. Each portion may include one or more rebar receptacles designed to support a segment of reinforcement bar in a predetermined location and orientation. For example, the receptacles may be configured to orient the rebar in a generally horizontal and/or a generally vertical position. The assembly may be configured as a unitary structure, or may be modular to customize the rebar support for a job site. In use, the assembly is positioned on the supporting surface of the concrete pour area and rebar segments are coupled to the receptacles. Concrete is then poured over/around the assembly. | 04-23-2009 |
Loai Galal, Orman EG
Patent application number | Description | Published |
---|---|---|
20110304306 | CURRENT MODE CONTROL OF VOLTAGE REGULATORS TO MITIGATE OUTPUT VOLTAGE RIPPLE - Methods and systems may provide for the use of a current control feedback loop to reduce ripple in the output voltage of a regulator such as a switched capacitor voltage regulator. The feedback loop could include an error amplifier that conducts a comparison between a reference voltage and an output voltage from the voltage regulator, and adjusts an instantaneous voltage of a switch of the regulator to generate a matching condition between the regulator current and the current drawn by a load coupled to the regulator. | 12-15-2011 |
Mostafa Galal, Rogersville, MO US
Patent application number | Description | Published |
---|---|---|
20130122177 | DRY BLEND FOR MAKING EXTENDED CHEESE PRODUCT - Disclosed herein are extended cheese products, pre-filled cheese extender packages having dry blends used in the process of making extended cheese products, as well as methods of making extended cheese products. | 05-16-2013 |
20130295265 | DRY BLEND FOR MAKING EXTENDED CHEESE PRODUCT - Disclosed herein are dry blends used in the process of making extended cheese products with improved meltability and firmness profiles. | 11-07-2013 |
Omar Galal, Mansfield, MO US
Patent application number | Description | Published |
---|---|---|
20150048082 | Configurable Fluid Receptacles With Internal Bladders - A configurable fluid retention apparatus includes a plurality of detachable panels configured to interlock with each other to form an outer structure of the configurable fluid retention apparatus, an internal bladder secured to at least one of the plurality of detachable panels, and comprising an intake connection, an outlet connection, and an air relief device. An intake valve is fluidly coupled to the internal bladder at the intake connection and configured to allow unidirectional fluid flow. Each of the plurality of detachable panels includes a plurality of interlock members and interlock gaps of substantially equal widths positioned along a perimeter of each detachable panel, a plurality of variable connection openings extending through the body of each detachable panel, and the orientation panel comprises an orientation portion comprised of two interlock members extending substantially perpendicular to each other. | 02-19-2015 |
Omar Mostafa Galal, Hartville, MO US
Patent application number | Description | Published |
---|---|---|
20100193046 | RAIN WATER DIVERTER - A device for separating water from debris and collecting rain water includes an upper portion and a lower portion. The upper portion includes an inlet and a structure for separating water from debris with surface tension and surface area. The lower portion is removably mounted to the upper portion and includes a first outlet configured to be fluidically coupled to a downspout and a second outlet configured to be fluidically coupled to a container for holding collected rain water. A rain water collection system including the device is also provided, as well as a method of using the device. | 08-05-2010 |
Sameh Galal, Stanford, CA US
Patent application number | Description | Published |
---|---|---|
20140188966 | Floating-point multiply-add unit using cascade design - A floating-point fused multiply-add (FMA) unit embodied in an integrated circuit includes a multiplier circuit cascaded with an adder circuit to produce a result A*C+B. To decrease latency, the FMA includes accumulation bypass circuits forwarding an unrounded result of the adder to inputs of the close path and the far path circuits of the adder, and forwarding an exponent result in carry save format to an input of the exponent difference circuit. Also included in the FMA is a multiply-add bypass circuit forwarding the unrounded result to the inputs of the multiplier circuit. The adder circuit includes an exponent difference circuit implemented in parallel with the multiplier circuit; a close path circuit implemented after the exponent difference circuit; and a far path circuit implemented after the exponent difference circuit. | 07-03-2014 |
Sherif Galal, Irvine, CA US
Patent application number | Description | Published |
---|---|---|
20110204961 | Power-efficient multi-mode charge pump - Disclosed is a power-efficient multi-mode charge pump. The charge pump comprises a first pumping circuit that provides at least one output voltage produced by a discharge sequence of a shared flyback capacitor. The charge pump also comprises a second pumping circuit that provides a plurality of output voltages produced by a corresponding plurality of discharge sequences of the shared flyback capacitor. The charge pump may include a transition circuit to selectably enable the first pumping circuit or the second pumping circuit. In one embodiment, the first pumping circuit may employ a two-phase discharge sequence. In another embodiment, the second pumping circuit may employ a three-phase plurality of discharge sequences. A related method is also disclosed. | 08-25-2011 |
20120056672 | Class-AB/B amplifier and quiescent control circuit for implementation with same - Disclosed is a Class-AB/B amplifier comprising a first output stage including a first plurality of amplification devices and a second output stage including a second plurality of amplification devices. According to one embodiment, the first output stage operates when the Class-AB/B amplifier is in a quiescent state and the second output stage operates when the Class-AB/B amplifier is in an active state. The Class-AB/B amplifier also comprises a level shifting circuit that adjusts a control voltage of the second output stage, where the level shifting circuit is adapted to activate the second output stage when the Class-AB/B amplifier enters the active state. Embodiments of the Class-AB/B amplifier may include a level shifting circuit that implements either a fixed or signal-dependent level shift, and a quiescent control circuit that substantially eliminates any systematic offset arising from the active feedback circuit inside the replica bias circuit. | 03-08-2012 |
20120146719 | Amplifier with reduced on/off transient and multi-point offset compensation - Disclosed is an amplifier designed to substantially reduce an ON/OFF transient. The amplifier comprises a drive block that includes a pre-driver and an output stage. The amplifier also comprises a bypass circuit that is coupled to an output of the pre-driver. The bypass circuit of the amplifier is selectively activated to reduce the ON/OFF transient. The bypass circuit may comprise an auxiliary output stage that can be coupled to provide selective activation. The amplifier may also be configured to provide multi-point offset compensation. Also disclosed is a related method. The amplifier and the related method may be incorporated into an audio amplifier used in a cellular telephone or other mobile audio device. | 06-14-2012 |
20130063214 | Quiescent Control Circuit for Providing Control Current for an Amplifier - Disclosed is a Class-AB/B amplifier comprising a first output stage including a first plurality of amplification devices and a second output stage including a second plurality of amplification devices. According to one embodiment, the first output stage operates when the Class-AB/B amplifier is in a quiescent state and the second output stage operates when the Class-AB/B amplifier is in an active state. The Class-AB/B amplifier also comprises a level shifting circuit that adjusts a control voltage of the second output stage, where the level shifting circuit is adapted to activate the second output stage when the Class-AB/B amplifier enters the active state. Embodiments of the Class-AB/B amplifier may include a level shifting circuit that implements either a fixed or signal-dependent level shift, and a quiescent control circuit that substantially eliminates any systematic offset arising from the active feedback circuit inside the replica bias circuit. | 03-14-2013 |
20130064398 | Class-AB/B amplifier with quiescent control circuit - Disclosed is a Class-AB/B amplifier comprising a first output stage including a first plurality of amplification devices and a second output stage including a second plurality of amplification devices. According to one embodiment, the first output stage operates when the Class-AB/B amplifier is in a quiescent state and the second output stage operates when the Class-AB/B amplifier is in an active state. The Class-AB/B amplifier also comprises a level shifting circuit that adjusts a control voltage of the second output stage, where the level shifting circuit is adapted to activate the second output stage when the Class-AB/B amplifier enters the active state. Embodiments of the Class-AB/B amplifier may include a level shifting circuit that implements either a fixed or signal-dependent level shift, and a quiescent control circuit that substantially eliminates any systematic offset arising from the active feedback circuit inside the replica bias circuit. | 03-14-2013 |