Inventors list |
Assignees list |
Classification tree browser |
Top 100 Inventors |
Top 100 Assignees |
Froese, CA
Edwin Froese, Burnaby CA
| Patent application number | Description | Published |
|---|---|---|
| 20080304479 | ONE-WAY MESSAGE NOTIFICATOIN WITH OUT-OF-ORDER PACKET DELIVERY - A multiprocessor computer system comprises a sending processor node and a receiving processor node. The sending processor node is operable to send packets comprising part of a message to a receiver, and to send a message complete packet after all packets in the message are sent. The message complete packet includes an indicator of the number of packets in the message, and the message is recognized as complete in the receiver once the number of packets indicated in the message complete packet have been received for the message. The sender tracks acknowledgment from the receiver of receipt of the sent packets; and notifies the receiver when it has received all packets comprising a part of the message. | 12-11-2008 |
| 20080304491 | RELIABLE MESSAGE TRANSPORT NETWORK - A multiprocessor computer system comprises a sending processor node and a receiving processor node. The sending processor node is operable to send packets comprising part of a message to a receiver, to maintain a message buffer entry in the sender comprising the sent packets, to track acknowledgment from the receiver that sent packets have been received; to maintain a timer indicating the time since message data has been sent, and to resend packets not acknowledged upon the timer reaching a timeout state. The receiving processor node is operable to send acknowledgement to the sender that received packets have been received, to track packets using a received message table to track which packets comprising part of the message have been received and whether all packets in the message have been received, and to process packets once all packets in a message are received to reassemble the received message. | 12-11-2008 |
| 20100318626 | EXTENDED FAST MEMORY ACCESS IN A MULTIPROCESSOR COMPUTER SYSTEM - A multiprocessor computer system comprises a first node operable to access memory local to a remote node by receiving a virtual memory address from a requesting entity in node logic in the first node. The first node creates a network address from the virtual address received in the node logic, where the network address is in a larger address space than the virtual memory address, and sends a fast memory access request from the first node to a network node identified in the network address. | 12-16-2010 |
James Froese, Elmira CA
| Patent application number | Description | Published |
|---|---|---|
| 20100018507 | FUEL INTAKE FOR AN ENGINE - The two-stroke engine fuel intake connects a carburator with the intake port of a two-stroke engine, to homogenize substantially all of the fuel droplets in the fuel-air mixture. The intake tube is in thermal contact with the engine and uses the engine heat to heat the fuel-air mixture. Preferably an oil injection tube extends through the fuel intake tube and injects oil into the fuel-air mixture, heat from which vaporizes substantially all of the fuel-air mixture and assists with vaporizing the oil into the fuel-air mixture. | 01-28-2010 |
Joseph S. Froese, Winnipeg CA
| Patent application number | Description | Published |
|---|---|---|
| 20080216443 | Systems for Mounting a Hollow Post About a Pipe - Systems use mounting devices arranged to support a hollow post on or position the hollow post around a pipe. One lower mounting device slides along the pipe prior to fastening thereto to allow change or adjustment of a height at which the hollow post is to be supported on a base of the device. Another mounting device can be used with or without a base-defining attachment to facilitate selective use of the device to either support the bottom end of the post on the optional base or instead just engage the post's interior surface at any point along the post for positioning thereof about the pipe. Another mounting device is directly fastenable to the pipe through a wall projecting from the device's body or alternatively cooperable with a second body mountable on the pipe for engagement with this second body in different positions relative to the pipe. | 09-11-2008 |
Nathan Froese, Winkler CA
| Patent application number | Description | Published |
|---|---|---|
| 20080293568 | Fungicidal Mixtures - Fungicidal mixtures, comprising (1) triticonazole of the formula I or salts or adducts thereof and (2) pyraclostrobin of the formula II and (3) at least one acylalanine selected from the group consisting of metalaxyl-M of the formula III and (4) kiralaxyl of the formula IV in a synergistically effective amount, methods for controlling harmful fungi using mixtures of the compounds I to III or I, II and IV and the use of the compounds I to III or I, II and IV for preparing such mixtures, and also compositions comprising such mixtures. | 11-27-2008 |
| 20090291994 | Use of Pyraclostrobin as Safener for Triticonazole for Controlling Harmful Fungi - (1) Use of pyraclostrobin of the formula I | 11-26-2009 |
Nathan Todd Froese, Winker CA
| Patent application number | Description | Published |
|---|---|---|
| 20100190646 | Fungicidal Mixtures of Triticonazole and Difenoconazole - Fungicidal mixtures comprising, as active components: | 07-29-2010 |
Roland Froese, Toronto CA
| Patent application number | Description | Published |
|---|---|---|
| 20090064119 | Systems, Methods, And Computer Products For Compiler Support For Aggressive Safe Load Speculation - Systems, methods and computer products for compiler support for aggressive safe load speculation. Exemplary embodiments include a method for aggressive safe load speculation for a compiler in a computer system, the method including building a control flow graph, identifying both countable and non-countable loops, gathering a set of candidate loops for load speculation, for each candidate loop in the set of candidate loops gathered for load speculation performing computing an estimate of the iteration count, delay cycles, and code size, performing a profitability analysis and determine an unroll factor based on the delay cycles and the code size, transforming the loop by generating a prologue loop to achieve data alignment and an unrolled main loop with loop directives, indicating which loads can safely be executed speculatively and performing low-level instruction on the generated unrolled main loop. | 03-05-2009 |