Frisinger
Thomas Frisinger, Shrewsbury, MA US
Patent application number | Description | Published |
---|---|---|
20100091028 | Texture Level Tracking, Feedback, and Clamping System for Graphics Processors - Embodiments include a texture mapping processor incorporating a dynamic level of detail map for use in a graphics processing system. Level of detail values are defined, with 0 being the finest and corresponding to the largest mipmap level. Each bound texture in a graphics object is assigned an identifier. This identifier is used as an index into a minimum-LOD value tracking table that is updated whenever a texel is fetched. A texture processing module controls when the tracking table is initialized and read back, and which identifiers are tracked. The minimum-LOD values in the tracking table are accompanied by a coarse region access mask to associate a minimum LOD value with a specific region of the image or object. A clamping table contains LOD clamp values for each region and a region code that specifies the coarseness of the LOD associated with each region of the texture. | 04-15-2010 |
Thomas Edwin Frisinger, Shrewsbury, MA US
Patent application number | Description | Published |
---|---|---|
20140237609 | HARDWARE ENFORCED CONTENT PROTECTION FOR GRAPHICS PROCESSING UNITS - This disclosure proposes techniques for graphics processing. In one example, a graphics processing unit (GPU) is configured to access a first memory unit according to one of an unsecure mode and a secure mode. The GPU comprises a memory access controller configured to allow the GPU to read data from only an unsecure portion of the first memory unit when the GPU is in the unsecure mode, and configured to allow the GPU to write data only to a secure portion of the first memory unit when the GPU is in the secure mode. | 08-21-2014 |
20150089146 | CONDITIONAL PAGE FAULT CONTROL FOR PAGE RESIDENCY - The present disclosure provides for systems and methods to process a non-resident page that may include attempting to access the non-resident page, an address for the non-resident page pointing to a memory page containing default values, determining that the non-resident page should not cause a page fault based on an indicator indicating that a particular non-resident page should not generate a page fault, returning an indication that a memory read did not translate and returning the default value when the access of the non-resident page is a read and the non-resident page should not cause a page fault. Another example may discontinue a write when the access of the non-resident page is a write and the non-resident page should not cause a page fault. | 03-26-2015 |
Tom Frisinger, Shrewsbury, MA US
Patent application number | Description | Published |
---|---|---|
20120139930 | Priority-Based Command Execution - A method of processing commands is provided. The method includes holding commands in queues and executing the commands in an order based on their respective priority. Commands having the same priority are held in the same queue. | 06-07-2012 |
20120147028 | Partially Resident Textures - A method, computer program product, and system are provided for processing a graphics operation. For instance, the method can include partitioning a texture and associated mipmaps into memory tiles, where the memory tiles are associated with a virtual memory system. The method can also include mapping a first subset of the memory tiles to respective address spaces in a physical memory system. Further, the method can include accessing the physical memory system during a rendering process of a graphics scene associated with the first subset of memory tiles. In the instance when the graphics scene requires one or more memory tiles outside of the first subset of memory tiles, the method can also include mapping a second subset of memory tiles to respective address spaces in the physical memory system. | 06-14-2012 |