Inventors list |
Assignees list |
Classification tree browser |
Top 100 Inventors |
Top 100 Assignees |
Fossum, US
Eric Fossum, Wolfeboro, NH US
| Patent application number | Description | Published |
|---|---|---|
| 20100277622 | Image sensor including noise removing unit, image pickup device having the image sensor, and image sensing method performed in the image sensor - An image sensor including a noise removing unit may sense images accurately by measuring the amount of noise generated when the image sensor does not perform a sensing operation, storing information about the measured noise amount in each pixel, and removing photocharge corresponding to the information about the measured noise amount during image sensing. | 11-04-2010 |
| 20110128430 | Image Sensors Having Multiple Photoelectric Conversion Devices Therein - Image sensors include a second photoelectric conversion device disposed in a lower portion of a substrate and a first photoelectric conversion device extending between the secondary photoelectric conversion device and a light receiving surface of the substrate. Electrical isolation between the first and second photoelectric conversion devices is provided by a photoelectron barrier, which may be an optically transparent electrically insulating material. MOS transistors may be utilized to transfer photoelectrons generated within the first and second photoelectric conversion devices to a floating diffusion region within the image sensor. These transistors may represent one example of means for transferring photoelectrons generated in the first and second photoelectric conversion devices to a floating diffusion region in the substrate, in response to first and second gating signals, respectively. The first and second gating signals may be active during non-overlapping time intervals. | 06-02-2011 |
Eric A. Fossum, Middletown, OH US
| Patent application number | Description | Published |
|---|---|---|
| 20090043040 | WATER SOLUBLE BRANCHED POLYETHYLENEIMINE COMPOSITIONS - A composition for coating or printing on a substrate, comprising a liquid vehicle and a water soluble branched polyethyleneimine comprising amino groups which have been alkylated or hydroxyalkylated, wherein the branched polyethyleneimine prior to alkylation or hydroxyalkylation comprises a combination of primary, secondary, and tertiary amino groups, and wherein at least 1% of the primary amino groups of the polyethyleneimine polymer are alkylated or hydroxyalkylated with at least one alkyl or hydroxyalkyl group having at least 4 carbon atoms. | 02-12-2009 |
Gordon C. Fossum, Ausin, TX US
| Patent application number | Description | Published |
|---|---|---|
| 20100033493 | System and Method for Iterative Interactive Ray Tracing in a Multiprocessor Environment - A method comprises receiving scene model data including a scene geometry model and a plurality of pixel data describing objects arranged in a scene. The method generates a primary ray based on a selected first pixel data. In the event the primary ray intersects an object in the scene, the method determines primary hit color data and generates a plurality of secondary rays. The method groups the secondary packets and arranges the packets in a queue based on the octant of each direction vector in the secondary ray packet. The method generates secondary color data based on the secondary ray packets in the queue and generates a pixel color based on the primary hit color data, and the secondary color data. The method generates an image based on the pixel color for the pixel data. | 02-11-2010 |
Gordon C. Fossum, Austin, TX US
| Patent application number | Description | Published |
|---|---|---|
| 20090037653 | METHODS AND ARRANGEMENTS FOR MULTI-BUFFERING DATA - Embodiments may logic such as hardware and/or code within heterogeneous multi-core processor or the like to coordinate reading from and writing to buffers substantially simultaneously. Many embodiments include multi-buffering logic for implementing a procedure for a processing unit of a specialized processing element. The multi-buffering logic may instruct a direct memory access controller of the specialized processing element to read data from some memory location and store the data in a first buffer. The specialized processing element can then process data in the second buffer and, thereafter, the multi-buffering logic can block read access to the first buffer until the direct memory access controller indicates that the read from the memory location is complete. In such embodiments, the multi-buffering logic may then instruct the direct memory access controller to write the processed data to other memory. | 02-05-2009 |
Gordon Clyde Fossum, Austin, TX US
| Patent application number | Description | Published |
|---|---|---|
| 20080263336 | Processor Having Efficient Function Estimate Instructions - High-precision floating-point function estimates are split in two instructions each: a low precision table lookup instruction and a linear interpolation instruction. Estimates of different functions can be implemented using this scheme: A separate table-lookup instruction is provided for each different function, while only a single interpolation instruction is needed, since the single interpolation instruction can perform the interpolation step for any of the functions to be estimated. Thus, significantly less overhead is incurred than would be incurred with specialized hardware, while still maintaining a uniform FPU latency, which allows for much simpler control logic. | 10-23-2008 |
| 20080297506 | Ray Tracing with Depth Buffered Display - An image is generated that includes ray traced pixel data and rasterized pixel data. A synergistic processing unit (SPU) uses a rendering algorithm to generate ray traced data for objects that require high-quality image rendering. The ray traced data is fragmented, whereby each fragment includes a ray traced pixel depth value and a ray traced pixel color value. A rasterizer compares ray traced pixel depth values to corresponding rasterized pixel depth values, and overwrites ray traced pixel data with rasterized pixel data when the corresponding rasterized fragment is “closer” to a viewing point, which results in composite data. A display subsystem uses the resultant composite data to generate an image on a user's display. | 12-04-2008 |
Jerry G. Fossum, Gainesville, FL US
| Patent application number | Description | Published |
|---|---|---|
| 20100329043 | Two-Transistor Floating-Body Dynamic Memory Cell - Embodiments relate to a two-transistor (2T) floating-body cell (FBC) for embedded-DRAM applications. Further embodiments pertain to a floating-body/gate cell (FBGC), which yields reduction in power dissipation, in addition to better signal margin, longer data retention, and higher memory density. | 12-30-2010 |
Renge Dianna Fossum, Middletown, OH US
| Patent application number | Description | Published |
|---|---|---|
| 20100008870 | Benefit agent containing delivery particle - The present invention relates to benefit agent containing delivery particles, compositions comprising said particles, and processes for making and using the aforementioned particles and compositions. When employed in compositions, for example, cleaning or fabric care compositions, such particles increase the efficiency of benefit agent delivery, there by allowing reduced amounts of benefit agents to be employed. In addition to allowing the amount of benefit agent to be reduced, such particles allow a broad range of benefit agents to be employed. | 01-14-2010 |
Theresa W. Fossum, College Sation, TX US
| Patent application number | Description | Published |
|---|---|---|
| 20090304671 | Method of treating endothelial dysfunction - Endothelial dysfunction (ED) is associated with a number of diseases and disorders. Agonists of the non-proteolytically activated thrombin receptor can be used in methods to treat ED or ED-related diseases and disorders. | 12-10-2009 |
Theresa W. Fossum, College Station, TX US
| Patent application number | Description | Published |
|---|---|---|
| 20090157219 | Intelligent Sleeve Container for Use in a Controlled Syringe System - Various embodiments of the present invention concern improving the dosing accuracy and efficacy of systems that calculate medicine doses for injection in animals and prepare the correct dose in an automated syringe subsystem. In an embodiment, the improvement is gained by simultaneously protecting the medicine from ambient outdoor temperatures that thermally degrade its efficacy while precisely monitoring the amount of medicine remaining inside the source vial to prevent inadvertent under-dosing due to undetected source depletion. This dual-sleeve system (one for temperature, one for data storage concerning the source vial contents) forms an intelligent adjunct to current and future automated injection technology used to maintain healthy livestock. | 06-18-2009 |
| 20110110920 | METHOD OF TREATING PERIPHERAL ARTERIAL DISEASE - An agonist of a non-proteolytically activated thrombin receptor can be used in a method for treating peripheral arterial disease. The agonist can be a thrombin peptide derivative. In some embodiments, the peripheral arterial disease is characterized by intermittent claudication. The thrombin peptide derivatives to be used in the methods can have amino acid sequences similar to a region of thrombin. Usually, the thrombin peptide derivatives are 12-23 amino acid residues in length. In some cases, the thrombin peptide derivatives are dimers, and in particular, dimers that result from formation of a disulfide bond between two cysteine residues of peptide monomers. | 05-12-2011 |
| 20110117075 | THROMBIN DERIVED PEPTIDES FOR SMOOTH MUSCLE RELAXATION - Agonists of a non-proteolytically activated thrombin receptor, and more particularly, thrombin peptide derivatives, can be used in methods to cause smooth muscle relaxation. Compositions comprising thrombin peptide derivatives can be administered to a subject with a disease or disorder that can be ameliorated by relaxation of smooth muscle. Such compositions can also be administered to a subject to facilitate medical, diagnostic or surgical procedures. | 05-19-2011 |
Troy Fossum, Becker, MN US
| Patent application number | Description | Published |
|---|---|---|
| 20080197868 | CIRCUIT BOARD TESTING DEVICE WITH SELF ALIGNING PLATES - A circuit board tester and method that precisely aligns the probe plate and circuit board is disclosed. With a circuit board and probe plate mounting within a housing having a top and bottom, hinged together, at closure there may be slight misalignments of the two. By making one of the two plates floating, or laterally slideable with respect to each other, it is possible to make final alignment at closure. One of the two plates can be provided with a pin and the other with a pin receiving alignment block. With the lateral sideability, the pin and block can insure proper probe alignment. Additional systems for correcting misaligned pins or blocks are also disclosed. | 08-21-2008 |
| 20100019793 | CIRCUIT BOARD TESTING DEVICE WITH SELF ALIGNING PLATES - A circuit board tester and method that precisely aligns the probe plate and circuit board is disclosed. With a circuit board and probe plate mounting within a housing having a top and bottom, hinged together, at closure there may be slight misalignments of the two. By making one of the two plates floating, or laterally slideable with respect to each other, it is possible to make final alignment at closure. One of the two plates can be provided with a pin and the other with a pin receiving alignment block. With the lateral sideability, the pin and block can insure proper probe alignment. Additional systems for correcting misaligned pins or blocks are also disclosed. | 01-28-2010 |
Tryggve Fossum, Northboro, MA US
| Patent application number | Description | Published |
|---|---|---|
| 20100138609 | Technique for controlling computing resources - A technique to enable resource allocation optimization within a computer system. In one embodiment, a gradient partition algorithm (GPA) module is used to continually measure performance and adjust allocation to shared resources among a plurality of data classes in order to achieve optimal performance. | 06-03-2010 |
Tryggve Fossum, Northborough, MA US
| Patent application number | Description | Published |
|---|---|---|
| 20080250415 | Priority based throttling for power/performance Quality of Service - A method and apparatus for throttling power and/or performance of processing elements based on a priority of software entities is herein described. Priority aware power management logic receives priority levels of software entities and modifies operating points of processing elements associated with the software entities accordingly. Therefore, in a power savings mode, processing elements executing low priority applications/tasks are reduced to a lower operating point, i.e. lower voltage, lower frequency, throttled instruction issue, throttled memory accesses, and/or less access to shared resources. In addition, utilization logic potentially trackes utilization of a resource per priority level, which allows the power manager to determine operating points based on the effect of each priority level on each other from the perspective of the resources themselves. Moreover, a software entity itself may assign operating points, which the power manager enforces. | 10-09-2008 |