Inventors list

Assignees list

Classification tree browser

Top 100 Inventors

Top 100 Assignees


Erle

Mark A. Erle, Macungie, PA US

Patent application numberDescriptionPublished
20090049353SCHEME TO OPTIMIZE SCAN CHAIN ORDERING IN DESIGNS - A method for optimizing a scan chain ordering in circuit designs in an electronic computer-aided design system is provided. The method comprising: creating a schematic representative of a circuit design having a first cell and a second cell, the first cell and the second cell each having latches therein; creating a scan input pin and a scan output pin for each of the latches in the first cell and the second cell on the schematic; generating a first label on the schematic to provide a first wiring arrangement for the latches in the circuit design, the first wiring arrangement identifies a first order to which the scan input of each of the latches is wired to the scan output of another one of the latches; creating a layout representative of the circuit design; generating a first scan chain having a first length on the layout based on the first wiring arrangement; creating a second scan chain from the first scan chain on the layout, the second scan chain having a second length less than the first length of the first scan chain; and generating a second label on the schematic based on the second scan chain, the second label provides a second wiring arrangement for the latches in the circuit design, the second wiring arrangement identifies a second order to which the scan input of each of the latches is wired to the scan output of another one of the latches.02-19-2009
20090240753METHOD, HARDWARE PRODUCT, AND COMPUTER PROGRAM PRODUCT FOR USING A DECIMAL FLOATING POINT UNIT TO EXECUTE FIXED POINT INSTRUCTIONS - A decimal floating point (DFP) unit is used to execute fixed point instructions. Two or more operands are accepted, wherein each operand is in a packed binary coded decimal (BCD) format. Any invalid BCD formats are detected by checking the operands for any invalid BCD codes. It is determined if an exception flag exists and, if so, outputting the flag; it is determined if a condition code exists and, if so, outputting the code. An operation is performed on the two or more operands to generate a result; wherein the operation takes place directly on BCD data, thus using the DFP unit to perform a BCD operation; appending a result sign to the result of the operation; and providing the result of the operation and the appended result sign as a result output in a packed BCD format.09-24-2009
20100306632ERROR DETECTION USING PARITY COMPENSATION IN BINARY CODED DECIMAL AND DENSELY PACKED DECIMAL CONVERSIONS - Error detection using parity compensation in binary coded decimal (BCD) and densely packed decimal (DPD) conversions, including a computer program product having a tangible storage medium readable by a processing circuit and storing instructions for execution by the processing circuit for performing a method. The method includes receiving formatted decimal data in a first format, the formatted decimal data consisting of a DPD format data or a BCD format data. One or more first parity bits are generated by converting the received data into a second format of the formatted decimal data, and by determining the parity of the data in the second format. One or more second parity bits are generated directly from the received data. An error flag is set to indicate an error in the data in the second format in response to the first parity bits not being equal to the second parity bits.12-02-2010

Mark Alan Erle, Macungie, PA US

Patent application numberDescriptionPublished
20100146030Combined Binary/Decimal Fixed-Point Multiplier and Method - A combined binary/decimal fixed-point multiplier that uses BCD-4221 recoding for the decimal digits. This allows the use of binary carry-save hardware to perform decimal addition with a small correction. The described designs provide an improved reduction tree organization to reduce the area and delay of the multiplier and improved reduction tree components that leverage the redundant decimal encodings to help reduce delay. A split reduction tree architecture is also introduced that reduces the delay of the binary product with only a small increase in total area. Area and delay estimates are presented that show that the proposed designs have significant area improvements over separate binary and decimal multipliers while still maintaining similar latencies for both decimal and binary operations.06-10-2010
20100146031Direct Decimal Number Tripling in Binary Coded Adders - The digital propagate, digit generate, sum+0, and sum+1 terms used in typical carry-propagate adders are generated directly off the multiplicand. During the direct generation, the logic takes into account that each digit will be tripled and if each digit's next less significant digit is greater than 4. Using this technique, the generation of the multiplicand is significantly faster and uses less circuitry.06-10-2010

Ulrich Erle, Feuerthalen CH

Patent application numberDescriptionPublished
20100009044A READY-FOR-USE BAKERY DOUGH PRODUCT - The invention concerns a ready-for-use bakery dough product, which can be cooked in a microwave and which is prepared from a mixture comprising—from 11 to 25% flour,—from 0.5 to 2.0% of baking powder—from 10 to 40% of sugar,—from 0.1 to 0.8% of a polymer of methylcellulose and hydroxypropyl Methylcellulose,—the remaining being oil, egg, flavour, starch, salt, emulsifier and water.01-14-2010
20100055263PRESERVED SLICES OF VEGETABLES AND FRUITS AND PROCESSING METHODS - A dehydrated slice of a vegetable or a fruit is provided, which is adapted to be rehydrated by a rehydration process, having a circumference which is substantially the same as the circumference of the respective slice of the raw vegetable, and having a thickness which is reduced about 20 to 90% in comparison to the thickness of the respective slice of the raw vegetable or fruit. The dehydrated slice has a planar surface. Furthermore, a method is provided to produce said dehydrated slices. Said dehydrated slices are adapted to be rehydrated by a rehydration process herein provided, whereby performance of said process leads to a rehydrated slice with a thickness of the respective raw vegetable or fruit.03-04-2010