El-Zein
Ali El-Zein, London GB
Patent application number | Description | Published |
---|---|---|
20110130236 | Braking System - The present invention relates to a braking system ( | 06-02-2011 |
Ali El-Zein, Austin, TX US
Patent application number | Description | Published |
---|---|---|
20130198705 | CIRCUIT VERIFICATION USING COMPUTATIONAL ALGEBRAIC GEOMETRY - In one exemplary embodiment of the invention, a method includes: receiving a first description for a circuit whose operation over a plurality of inputs is to be verified; receiving a second description for expected behavior of the circuit, where the expected behavior in the second description is expressed as a set of algebraic systems of multivariable polynomials over at least one Galois field; applying at least one computational algebraic geometry technique to a combination of the first description and the second description to determine whether the circuit is verified, where verification of the circuit confirms that at least one output obtained based on the first description corresponds to at least one expected value based on the expected behavior expressed in the second description; and outputting an indication as to whether the circuit is verified. | 08-01-2013 |
20130275930 | SYNTHESIZING VHDL MULTIPLE WAIT FSMS INTO RT LEVEL FSMS BY PREPROCESSING - Preprocessing parallel sequences of “wait” statements and synthesizing these multiple “wait” statements to construct support for RTL tools. This is accomplished by preprocessing a VHDL process with multiple wait statements (referred to as BehFSM) into an equivalent register transfer. | 10-17-2013 |
Ali S. El-Zein, Austin, TX US
Patent application number | Description | Published |
---|---|---|
20080209389 | Method, System and Program Product Supporting Sequential Encoding for Relational Analysis (SERA) of a Software Model - A method of verifying a software system includes receiving a description of a software system described utilizing a high-level modeling language, and responsive thereto, parsing the description and constructing an abstract syntax graph. The abstract syntax graph is transformed into a sequential logic representation of the software system, and following the transforming, the software system is verified based upon the sequential logic representation. Following verification, results of verification of the software system are output. | 08-28-2008 |
20100058256 | CO-OPTIMIZATION OF EMBEDDED SYSTEMS UTILIZING SYMBOLIC EXECUTION - Co-Optimization utilizing Symbolic Execution (COSE) works across components of an embedded design to optimize structures therein. COSE utilizes symbolic execution (SE) to analyze software components and defines a limited set of values that software feeds hardware as constraints. SE explores substantially all possible paths of execution of the code specifying a component. It accomplishes this by accumulating path conditions (PCs) and annotating them to the corresponding segments of the component. A PC is associated with a branch of code and consists of the conjunction of conditions over input and state variables necessary and sufficient for the branch to execute. These PCs define constraints that limit the set of values that software feeds hardware. These constraints are then propagated across the networks of the design and employ static analysis techniques such as constant propagation, redundancy removal, and don't care optimizations to reduce the hardware components. | 03-04-2010 |
Alis S. El-Zein, Austin, TX US
Patent application number | Description | Published |
---|---|---|
20090193390 | TECHNIQUES FOR MODELING VARIABLES IN SUBPROGRAMS OF HARDWARE DESCRIPTION LANGUAGE PROGRAMS - A method, system and computer program product for modeling variables in subprograms of a HDL program. A subprogram is provided with an initial value of a variable of an element being modeled and the subprogram is stored in memory of a data processing system. In response to a subprogram call, a copy of the stored subprogram is provided to the requesting HDL program. During execution, the initial value of the variable in the provided copy of the subprogram may be modified by the HDL program, but the value retains unchanged in the stored subprogram. | 07-30-2009 |
Mohamad S. El-Zein, Bettendorf, IA US
Patent application number | Description | Published |
---|---|---|
20120259593 | METHOD FOR THE PREDICTION OF FATIGUE LIFE FOR WELDED STRUCTURES - A method of determining the fatigue life of a welded structure, including the steps of: creating a 3D coarse mesh model of the welded structure to be analyzed; analyzing the coarse mesh model using an FEA model to generate FEA data; identifying a critical stress location on the coarse mesh model having a through thickness stress distribution, based on the FEA data; post processing the FEA data in the middle portion of the through thickness stress distribution while excluding the through thickness stress distribution near the edges of the identified critical stress location to determine a peak stress; and determining a fatigue life of the welded structure at the identified critical stress location, dependent on the determined peak stress. | 10-11-2012 |
Randa A. El-Zein, League City, TX US
Patent application number | Description | Published |
---|---|---|
20100173289 | Methods for Assessing Cancer Susceptibility to Carcinogens in Tobacco Products - The present invention demonstrates the differential sensitivity of PBLs from lung cancer patients and healthy controls to NNK-induced genetic damage. The data provide convincing evidence that the preferred CBMN assay is a robust test for detection of this sensitivity and yields results that are a good predictor of, for example, lung cancer risk. The simplicity, rapidity, and sensitivity of the CBMN test make it a valuable tool for screening and, for example, prioritizing potential cases for early detection of the disease. | 07-08-2010 |