Inventors list |
Assignees list |
Classification tree browser |
Top 100 Inventors |
Top 100 Assignees |
Dwarakanath
Ashwini Dwarakanath, San Jose, CA US
| Patent application number | Description | Published |
|---|---|---|
| 20110291746 | REALTIME POWER MANAGEMENT OF INTEGRATED CIRCUITS - An integrated circuit comprising a plurality of functional blocks, each functional block being operative to cause one or more power consuming events, each power consuming event being associated with a respective weight. The integrated circuit also comprises at least one accumulation block for monitoring the functional blocks over a time window and generating a weighted count of the number of occurrences of each power consuming event within the time window; and a power calculation module for calculating a runtime power consumption estimate over the time window using the weighted count. The weighted count may comprise a sum of products of each one of the power consuming events by its respective weight. Calculating the runtime power consumption estimate may comprise averaging the weighted count over the time window to generate a dynamic power estimate, calculating a leakage power estimate over the time window, and summing the dynamic power estimate with the leakage power estimate. The integrated circuit may further comprise a power management module for adapting power consumption of the integrated circuit based on a comparison of the runtime power consumption estimate with one or more predetermined thresholds. | 12-01-2011 |
Kumar Dwarakanath, Framingham, MA US
| Patent application number | Description | Published |
|---|---|---|
| 20110154062 | PROTECTION OF ELECTRONIC SYSTEMS FROM UNAUTHORIZED ACCESS AND HARDWARE PIRACY - A method of designing an electronic system is provided to protect the electronic system from unauthorized access and hardware piracy. The method includes describing the electronic system in a first design and replacing a portion of the electronic system with a reconfigurable module to generate a second design. The reconfigurable module includes a reconfigurable logic block and a configuration block for storing configuration data. The method also includes encrypting configuration data and saving the encrypted configuration data separately from the reconfigurable module. The reconfigurable logic block is configured to correspond to the portion of the electronic system in the first design when the configuration data is loaded in the configuration block. | 06-23-2011 |
Mirmira Ramarao Dwarakanath, Warren, NJ US
| Patent application number | Description | Published |
|---|---|---|
| 20090167267 | Power Converter with Monotonic Turn-On for Pre-Charged Output Capacitor - A power converter for and method of producing a monotonic rise in output voltage at start-up. In one embodiment, the power converter includes a switch and an error amplifier coupled to an output terminal of the power converter. The power converter also includes a comparator with an output terminal coupled to a control terminal of the switch and an input terminal coupled to an output terminal of the error amplifier configured to enable the switch to conduct for a duty cycle. Additionally, the switch is configured to be turned off at a start-up of the power converter until a voltage of the output terminal of the error amplifier provides a duty cycle for the switch corresponding to an output characteristic pre-charge condition. | 07-02-2009 |
| 20100164449 | Power Converter with a Dynamically Configurable Controller and Output Filter - A controller and an output filter for a power converter, and a power converter employing at least one of the same. In one embodiment, the controller includes an error amplifier with first and second input terminals coupled to one of an operating characteristic and a reference voltage of the power converter, and a switch configured to couple the first and second input terminals to one of the operating characteristic and the reference voltage as a function of a power conversion mode of the power converter. In one embodiment, the output filter includes an output filter capacitor with a first terminal coupled to a first output terminal of a power converter, and an output filter inductor coupled between a second terminal of the output filter capacitor and a second output terminal of the power converter. | 07-01-2010 |
| 20100164650 | Power Converter with a Dynamically Configurable Controller and Output Filter - A controller and an output filter for a power converter, and a power converter employing at least one of the same. In one embodiment, the controller includes an error amplifier with first and second input terminals coupled to one of an operating characteristic and a reference voltage of the power converter, and a switch configured to couple the first and second input terminals to one of the operating characteristic and the reference voltage as a function of a power conversion mode of the power converter. In one embodiment, the output filter includes an output filter capacitor with a first terminal coupled to a first output terminal of a power converter, and an output filter inductor coupled between a second terminal of the output filter capacitor and a second output terminal of the power converter. | 07-01-2010 |
Pradeep Dwarakanath, Bangalore IN
| Patent application number | Description | Published |
|---|---|---|
| 20100254324 | METHOD AND SYSTEM FOR TRANSMIT POWER CONTROL MANAGEMENT IN HSPA - Determination of transmission power control commands in a UE by combining TPC commands received during DTX/DRX modes. The combining is done on those TPC commands which are received on different radio links after ignoring TPC commands which might be received in a DL slot overlapping with no UL transmission. The UE thus uses the combined TPC commands as derived at the time of entry into DTX for the second UL DPCCH preamble transmission which leads to increase in link reliability and subsequent conservation of power by the UE. The UE uses the same power as derived in the previous slot for resumption of transmission when all the TPC commands, received in the DL slot overlapping with no UL transmission, are UP. TPC commands for the transmission of the 2nd DPCCH preamble at transmission resumption is determined by combining stored TPC commands from each of the radio links that were received by the UE while entering into DTX gap and said TPC commands could not be applied with the newly received TPC commands. | 10-07-2010 |
Samvid H. Dwarakanath, Seattle, WA US
| Patent application number | Description | Published |
|---|---|---|
| 20100185499 | ROBUST FORECASTING TECHNIQUES WITH REDUCED SENSITIVITY TO ANOMALOUS DATA - Robust forecasting techniques are relatively immune from anomalies or outliers in observed data, such as a stream of data values reflective of the operation or use of a computer system. One robust technique provides a relatively accurate forecast of seasonal behavior even in the presence of an anomaly in corresponding historical data. Another robust forecasting technique provides a relatively accurate forecast even in the presence of an anomaly that spans multiple recent observations. In one embodiment, both techniques are used in combination to automatically detect anomalies in the operation and/or use of a multi-user computer system. | 07-22-2010 |
Sulatha Dwarakanath, Austin, TX US
| Patent application number | Description | Published |
|---|---|---|
| 20090280472 | Method for Detection of Antigens - The field of the invention relates generally to the detection of antigens, including, but not limited to, quantum dots (Qdots) and metal oxide nanoparticles. More specifically, the invention relates to the detection of antigens on a surface or in a source, which antigens include bacteria, viruses, and small proteins. In some embodiments, the invention can be used to detect biological warfare agents, such as anthrax and ricin. In some embodiments, the invention can be used for early detection of diseases in human and animals. The invention may utilize a swab-test and may further utilize a filtration process, such as with a syringe-disc. | 11-12-2009 |
Varadarajan Dwarakanath, Houston, TX US
| Patent application number | Description | Published |
|---|---|---|
| 20090111717 | ENHANCED OIL RECOVERY SURFACTANT FORMULATION AND METHOD OF MAKING THE SAME - The present invention is directed to an enhanced oil recovery formulation which comprises: | 04-30-2009 |
| 20090151941 | Method For Enhancing Oil Recovery With An Inproved Oil Recovery Surfactant - A method for enhancing oil recovery includes the step of providing a subsurface reservoir containing hydrocarbons therewithin. A wellbore is provided in fluid communication with the subsurface reservoir. A surfactant-polymer solution is formed for injection into the reservoir. The surfactant-polymer solution is formed by mixing a composition with at least one surfactant, at least one polymer, and at least one co-solvent or co-surfactant such that the surfactant-polymer solution is clear and aqueous stable. The surfactant-polymer solution is injected through the wellbore into the reservoir. A chaser solution is formed for injection into the reservoir. The chaser solution has an additional predetermined quantity of the co-solvent or co-surfactant. The chaser solution is injected through the injection wellbore into the reservoir to increase the production of hydrocarbons from the reservoir while maintaining the clear and aqueous stability of the surfactant-polymer solution. | 06-18-2009 |