Inventors list |
Assignees list |
Classification tree browser |
Top 100 Inventors |
Top 100 Assignees |
Dong-Gi
Dong-Gi Ahn, Seoul KR
| Patent application number | Description | Published |
|---|---|---|
| 20100154872 | SOLAR CELL AND METHOD OF FABRICATING THE SAME - A solar cell and a method of fabricating the same are provided according to one or more embodiments. According to an embodiment, the solar cell includes a substrate, a back electrode layer formed on the substrate, a light absorbing layer formed on the back electrode layer, and a transparent electrode layer formed on the light absorbing layer, wherein the light absorbing layer is comprised of copper (Cu), gallium (Ga), indium (In), sulfur (S), and selenium (Se) and includes a first concentration region in which concentrations of sulfur (S) gradually decrease in the light absorbing layer going in a first direction from the back electrode layer to the transparent electrode layer. | 06-24-2010 |
| 20110287579 | METHOD OF MANUFACTURING SOLAR CELL - A method of manufacturing a solar cell is presented. | 11-24-2011 |
Dong-Gi Lee, Yongin-Si KR
| Patent application number | Description | Published |
|---|---|---|
| 20080209161 | Storage device and method of mapping a nonvolatile memory based on a map history - A non-volatile memory may include a plurality of map blocks for storing a plurality of map units, the map units representing mapping information between physical addresses and logical addresses. A storage device may include such a non-volatile memory. A method of mapping such a non-volatile memory may include writing historical information regarding locations of valid map units among the map units included in map blocks previously allocated among the map blocks when a new map block among the map blocks is allocated, the valid map units representing valid mapping information, and constructing a map table including all of the valid mapping information based on the historical information and a result of searching a map block recently allocated among the map blocks. | 08-28-2008 |
| 20100241930 | ERROR CORRECTING DEVICE, METHOD OF ERROR CORRECTION THEREOF, AND MEMORY DEVICE AND DATA PROCESSING SYSTEM INCLUDING OF THE SAME - An error correction device is provided. The error correction device includes a code storage unit where a plurality of error correction codes are stored, a first error correction unit to correct a data error detected from input data by using one of a plurality of error correction codes and to output correction data, a buffer to store the correction data, and a second error correction unit to generate a new correction code from the correction data, to compare another of a plurality of error correction codes with the new correction code and to output a comparison result. | 09-23-2010 |
| 20110066800 | DATA STORAGE SYSTEM INCLUDING RESPECTIVE BUFFERS FOR NON-VOLATILE MEMORY AND DISC RECORDING MEDIUM, AND DATA ACCESS METHOD THEREOF - A data storage system includes a non-volatile memory, a disc recording medium, a non-volatile memory buffer, operatively disposed between a host interface and the non-volatile memory, which stores a portion of data stored in the non-volatile memory, and a disc buffer, operatively disposed between the host interface and the disc recording medium, which stores a portion of data stored in the disc recording medium. The data storage system may be configured to receive an access address from a host operatively connected to the host interface, and sequentially determine whether the access address exists in one of the non-volatile memory buffer, the non-volatile memory, the disc buffer, and the disc recording medium, in that order. | 03-17-2011 |
Dong-Gi Lee, Gyeonggi-Do KR
| Patent application number | Description | Published |
|---|---|---|
| 20110302360 | METHODS AND APPARATUS FOR REALLOCATING ADDRESSABLE SPACES WITHIN MEMORY DEVICES - Integrated circuit systems include a non-volatile memory device (e.g, flash EEPROM device) and a memory processing circuit. The memory processing circuit is electrically coupled to the non-volatile memory device. The memory processing circuit is configured to reallocate addressable space within the non-volatile memory device. This reallocation is performed by increasing a number of physical addresses within the non-volatile memory device that are reserved as redundant memory addresses, in response to a capacity adjust command received by the memory processing circuit. | 12-08-2011 |
Dong-Gi Yang, Seoul KR
| Patent application number | Description | Published |
|---|---|---|
| 20090327113 | METHOD AND SYSTEM FOR DETAILED ACCOUNTING OF PACKET DATA - A method and apparatus for detailed accounting of packet data are disclosed. According to one embodiment of the present invention, on receiving a duplicated HTTP request from a packet duplication apparatus, a billing apparatus extracts an access address to generate a first hash value. Then, on receiving a converted HTTP response from the packet duplication apparatus, the billing apparatus extracts a second hash value from the duplicated HTTP response to compare with the first hash value. If the first hash value and the second hash value are the same, the billing apparatus sets the HTTP REQUEST and the converted HTTP response as a transaction to generate billing data. Thus, the billing apparatus can generate accurate billing data. | 12-31-2009 |