Inventors list |
Assignees list |
Classification tree browser |
Top 100 Inventors |
Top 100 Assignees |
Deguchi, Kawasaki
Chikahiro Deguchi, Kawasaki JP
| Patent application number | Description | Published |
|---|---|---|
| 20090296505 | Memory test method and memory test device - A memory test is performed by sequentially generating a number of n-bit addresses, whose first to k-th bits (1≦k≦n) are all set to one of two values, 0 or 1, and whose (k+1)th to n-th bits are all set to the other one of the two values, for all k's which range from 1 to n; writing first test data to each of the generated addresses in the memory; reading second test data from each of the addresses in the memory; and comparing the first test data with the second test data. | 12-03-2009 |
| 20090300443 | Test apparatus, test method, and integrated circuit - A test apparatus includes an up counter, a down counter, a selector that selects either an up counter output from the up counter or a down counter output from the down counter, an inversion circuit that inverts either the counter output selected by the selector or the counter output nonselected by the selector, and a comparison circuit that compares the counter output inverted by the inversion circuit and the other counter output. | 12-03-2009 |
Hideaki Deguchi, Kawasaki JP
| Patent application number | Description | Published |
|---|---|---|
| 20110057519 | SWITCH CIRCUIT - The present invention is a switch circuit equipped with a first switch connected between another end of an inductive load having a one end connected to a one end of a DC power supply and another end of the DC power supply, a capacitor connected between the another end of the inductive load and the another end of the DC power supply and connected in parallel with the first switch, a second switch that connects the another end of the inductive load and the capacitor, a third switch that connects a one end of the capacitor on an inductive load side to the one end of the inductive load so as to be parallel to the second switch, and a control circuit that turns ON the second switch before the first switch is turned OFF and turns OFF the second switch before the first switch is turned ON after being turned OFF. | 03-10-2011 |
Hiroyuki Deguchi, Kawasaki JP
| Patent application number | Description | Published |
|---|---|---|
| 20080317461 | Automatic power restoring method and optical communication system - The present invention provides an automatic power restoring method capable of reliably detecting continuity by the dissolution of a line fault, to restore the optical power, even in a structure including an optical amplification medium on an optical transmission path and an optical communication system using the method. To this end, in an optical communication system to which the automatic power restoring method of the invention is applied, a pilot signal having a low transmission rate, a wavelength of which is set based on loss wavelength characteristics obtained by combining loss wavelength characteristics of an optical fiber used for the optical transmission path and loss wavelength characteristics of the optical amplification medium on the optical transmission path, is transmitted and received between an optical transmitting station and an optical receiving station when a line fault occurs, and a detection of continuity is thus performed. According to the result of the continuity detection, the power state at the occurrence of line fault is automatically restored to the power state at a time of normal operation. | 12-25-2008 |
| 20090175616 | Automatic power restoring method and optical communication system - The present invention provides an automatic power restoring method capable of reliably detecting continuity by the dissolution of a line fault, to restore the optical power, even in a structure including an optical amplification medium on an optical transmission path and an optical communication system using the method. To this end, in an optical communication system to which the automatic power restoring method of the invention is applied, a pilot signal having a low transmission rate, a wavelength of which is set based on loss wavelength characteristics obtained by combining loss wavelength characteristics of an optical fiber used for the optical transmission path and loss wavelength characteristics of the optical amplification medium on the optical transmission path, is transmitted and received between an optical transmitting station and an optical receiving station when a line fault occurs, and a detection of continuity is thus performed. According to the result of the continuity detection, the power state at the occurrence of line fault is automatically restored to the power state at a time of normal operation. | 07-09-2009 |
Ippei Deguchi, Kawasaki JP
| Patent application number | Description | Published |
|---|---|---|
| 20100027150 | MAGNETIC STORAGE APPARATUS AND METHOD FOR TESTING THEREOF - According to an aspect of the embodiment, a MCU divides a target track into recording areas on magnetic disks, assigns the recording areas to the magnetic heads, and performs write control during one rotation of the magnetic disks so that the magnetic heads write data in the recording areas assigned to the respective magnetic heads. After data writes by the magnetic heads, the MCU verifies whether data in the testing areas of the tracks adjacent to the target track is held without being erased. | 02-04-2010 |
Masaki Deguchi, Kawasaki JP
| Patent application number | Description | Published |
|---|---|---|
| 20090323522 | Node apparatus and path setup method - A node apparatus includes: a control unit setting up a path; a path setup time measuring unit measuring path setup time required to set up the path; a path setup time reporting unit reporting the path setup time to another node apparatus on a communication network; a path setup time storage unit storing the path setup time measured at another node apparatus on the communication network when the measured path setup time is reported from the other node apparatus; and an alternate path determining unit determining a path based on the path setup time of each node apparatus stored in the setup time storage unit. | 12-31-2009 |
| 20100128611 | TRANSMITTING APPARATUS, ALARM CONTROL METHOD, AND COMPUTER PRODUCT - Upon detecting the occurrence of a fault in a path that includes the transmitting apparatus, a transmitting apparatus transmits fault information including information about the fault to an initial node in the path corresponding to the fault. Upon receipt of the fault information, a transmitting apparatus determines whether an alarm is generated by a plurality of nodes due to the fault. Having determined that the alarm is generated due to the fault, the transmitting apparatus communicates a message including alarm masking information that suppresses the alarm with a terminal node via an intermediate node included in the path. Upon receipt of the message including the alarm masking information, a transmitting apparatus performs masking control so that an alarm is not to be issued to the management device connected thereto based on the alarm masking information. | 05-27-2010 |