Darbinyan
Hrayr Darbinyan, Yerevan AM
Patent application number | Description | Published |
---|---|---|
20100283017 | EXTENDABLE UTILITY BAR - An extendable utility bar includes a substantially straight elongate outer tube defining an axis and having inner and outer ends and an inner cylindrical surface. A substantially straight elongate inner tube has an axis generally coextensive with the axis of the outer tube and has inner and outer ends and an outer cylindrical surface configured and dimensioned to be slidingly engaged at the inner ends within the outer tube in telescoping relationship to move between fully retracted and extended conditions in which the remote ends of the tubes are minimum and maximum distances, respectively, from each other. A first prying member at the remote end of the outer tube and a second prying member at the remote end of the inner tube are provided. A lock selectively locks the inner and outer tubes relative to each other to fix the positions of the prying members at a distance no less than the minimum distance and no greater than the maximum distance. In this way, the length of the utility bar can be increased to provide increased prying leverage and can be decreased to shorten the length of the bar for storage or mobility. | 11-11-2010 |
20110100166 | T-HANDLE WRENCH - The present invention generally relates to a T-Handle wrench. In one aspect, a wrench is provided that includes a shaped handle. The wrench further includes a plurality of jaws operatively attached to the handle. The wrench also includes a sleeve member disposed around the jaws. Additionally, the wrench includes a push button assembly configured to move the sleeve member relative to the jaws, wherein the movement of the sleeve member causes the jaws to move between a retracted position and an extended position. In another aspect, a method of operating a wrench is provided. | 05-05-2011 |
Karen Darbinyan, Fremont, CA US
Patent application number | Description | Published |
---|---|---|
20110119531 | Architecture, System And Method For Compressing Repair Data In An Integrated Circuit (IC) Design - Architecture, system and method for providing compression of repair data in an IC design having a plurality of memory instances. In one embodiment, the repair data storage method includes determining repair data for each of the memory instances and compressing the repair data into a compressed format that is stored in a shared nonvolatile storage common to the memory instances. | 05-19-2011 |
Karen Darbinyan, Pleasanton, CA US
Patent application number | Description | Published |
---|---|---|
20130080847 | MEMORY HARD MACRO PARTITION OPTIMIZATION FOR TESTING EMBEDDED MEMORIES - A memory hard macro designed to support multiple design for test (DFT) techniques having signal paths associated with the DFT techniques and the functional operation of the memory instance that share logic devices or components. The memory hard macro includes a functional input port and a functional output port, forming a functional memory data path, which includes input latches from the memory instance. The memory hard macro also includes a scan input port and a scan output port, forming a scan data path, which includes input latches from the array of data buffer circuits and output latches from the array of sense amplifiers. The memory hard macro further includes a BIST input port and a BIST output port, forming a BIST data path, which includes at least one input latch from the array of data buffer circuits and at least one output latch from the array of sense amplifiers. | 03-28-2013 |
20130346056 | Generation of Memory Structural Model Based on Memory Layout - A memory structural model is generated directly from memory configuration information and memory layout information in an efficient manner. Information on strap distribution is generated by analyzing configuration information of the memory and the corresponding memory layout. Information on scrambling of addresses in the memory layout is generated by programming the memory layout with physical bit patterns, extracting corresponding logical bit patterns and then analyzing the discrepancy between the physical bit patterns and the logical bit patterns. The strap distribution information and the address scrambling information are combined into the memory structural model used for designing an efficient test and repair engine. | 12-26-2013 |