Inventors list |
Assignees list |
Classification tree browser |
Top 100 Inventors |
Top 100 Assignees |
Cleavelin
Cloves R. Cleavelin, Dallas, TX US
| Patent application number | Description | Published |
|---|---|---|
| 20090204861 | System and Method for Increasing the Extent of Built-In Self-Testing of Memory and Circuitry - An integrated circuit (IC), a method of testing an IC and a method of reading test results from an IC containing built-in self-test (BIST) circuitry. In one embodiment, the IC includes: (1) an external test bus interface, (2) read-write memory coupled to the external test bus interface, (3) other circuitry and (4) BIST circuitry, coupled to the external test bus interface, the read-write memory and the other circuitry and configured to test the read-write memory to identify a good data block therein, store in a predetermined data block in the read-write memory multiple instances of a pointer to the good data block, conduct a test of at least the other circuitry and store at least some results of the test in the good data block. | 08-13-2009 |
| 20100229056 | System and Method for Increasing the Extent of Built-In Self-Testing of Memory and Circuitry - An integrated circuit (IC), a method of testing an IC and a method of reading test results from an IC containing built-in self-test (BIST) circuitry. In one embodiment, the IC includes: (1) an external test bus interface, (2) read-write memory coupled to the external test bus interface, (3) other circuitry and (4) BIST circuitry, coupled to the external test bus interface, the read-write memory and the other circuitry and configured to test the read-write memory to identify a good data block therein, store in a predetermined data block in the read-write memory multiple instances of a pointer to the good data block, conduct a test of at least the other circuitry and store at least some results of the test in the good data block. | 09-09-2010 |
Cody R. Cleavelin, Lubbock, TX US
| Patent application number | Description | Published |
|---|---|---|
| 20090298946 | Local Anesthetic Deactivation - A chemical solution for deactivating the effects of local anesthetic is disclosed. Local anesthetic is important in many medical procedures, such as dentistry, surgical procedures, and veterinary medicine. In many cases, after the procedure has been completed, the need for blocking the nerve conductance is no longer needed or wanted, and the effects of local anesthesia can last for several hours post procedure. This invention works by two mechanisms, manipulating the pH and calcium concentration of the local cellular environment. The invention can be delivered via an oral transmucosal delivery device or via an injectable. It provides a safe and biologically acceptable means to quickly eliminate the effects of local anesthetic. The use of this invention will allow patients to quickly gain back their normal nerve function. | 12-03-2009 |
C. Rinn Cleavelin, Dallas, TX US
| Patent application number | Description | Published |
|---|---|---|
| 20110038195 | METHOD FOR RESETTING A RESISTIVE CHANGE MEMORY ELEMENT - A method of resetting a resistive change memory element is disclosed. The method comprises performing a series of programming operations—for example, a programming pulse of a predetermined voltage level and pulse width—on a resistive change memory element in order to incrementally increase the resistance of the memory element above some predefined threshold. Prior to each programming operation, the resistive state of the memory element is measured and used to determine the parameters used in that programming operation. If this measured resistance value is above a first threshold value, the memory element is determined to already be in a reset state and no further programming operation is performed. If this measured resistance value is below a second threshold value, this second threshold value being less than the first threshold value, a first set of programming parameters are used within the programming operation. If this initial value is above the second threshold value but below the first threshold value, a second set of programming parameters are used within the programming operation. | 02-17-2011 |
Rinn Cleavelin, Dallas, TX US
| Patent application number | Description | Published |
|---|---|---|
| 20100078723 | NONVOLATILE NANOTUBE PROGRAMMABLE LOGIC DEVICES AND A NONVOLATILE NANOTUBE FIELD PROGRAMMABLE GATE ARRAY USING SAME - Field programmable device (FPD) chips with large logic capacity and field programmability that are in-circuit programmable are described. FPDs use small versatile nonvolatile nanotube switches that enable efficient architectures for dense low power and high performance chip implementations and are compatible with low cost CMOS technologies and simple to integrate. | 04-01-2010 |