Inventors list |
Assignees list |
Classification tree browser |
Top 100 Inventors |
Top 100 Assignees |
Ciccarelli, US
Michael Ciccarelli, West Sand Lake, NY US
| Patent application number | Description | Published |
|---|---|---|
| 20080315698 | MOTOR APPARATUS AND METHOD - An apparatus includes a first motor and a second motor. The first motor includes a first rotor configured to provide mechanical power to a vehicle, and a first plurality of stator coils having a core and coupled to the first rotor. The second motor includes a second rotor configured to provide mechanical power to the vehicle, and a second plurality of stator coils sharing the same core as the first plurality of stator coils and coupled to the second rotor. | 12-25-2008 |
Robert A. Ciccarelli, Kent, OH US
| Patent application number | Description | Published |
|---|---|---|
| 20090121579 | Curvilinear brush retainer and brushes for an electric motor assembly - A curvilinear brush retainer and brushes for an electric motor assembly comprises an end plate upon which is disposed a pair of curvilinear brush retainers. The brush retainers are configured to retain and support a pair of curvilinear brushes as they are biased against the commutator of the electric motor. The curvilinear profile or shape of the brushes allows them to have an extended physical length, thereby allowing the electric motor to have an extended operational life. | 05-14-2009 |
| 20090121581 | CURVILINEAR BRUSH RETAINER WITH LINER FOR AN ELECTRIC MOTOR ASSEMBLY - A curvilinear brush retainer and brushes for an electric motor assembly comprises an end plate upon which is disposed a pair of curvilinear brush retainers. The brush retainers are configured to retain and support a pair of curvilinear brushes as they are biased against the commutator of the electric motor along a curvilinear path. Brush liners are disposed within the curvilinear path maintained by the brush retainers, serving to reduce the stiction or frictional force imparted to the brushes as they move, thereby reducing the temperature of the brush and extending their operating life. | 05-14-2009 |
| 20090280004 | Labyrinth seal for a motor-fan unit - A labyrinth seal for a bypass discharge-type motor-fan unit includes a motor unit from which extends a rotating shaft that passes through an aperture in an end plate to drive a fan unit. Disposed within the aperture is a labyrinth seal configured to prevent liquid entrained in a working airflow from entering the motor unit. The rotating shaft also includes a vacuum bore, such that the negative pressure generated by the operation of the fan unit draws any liquid out of an evacuation zone maintained between the motor unit and the end plate. As such, the components of the motor unit are protected from being exposed to the liquid, thereby extending the operating life motor-fan unit. | 11-12-2009 |
Sam Ciccarelli, West Palm Beach, FL US
| Patent application number | Description | Published |
|---|---|---|
| 20100275752 | CLEAN-NECKS SYSTEM - Clean-Necks System is a hair cutting method and apparatus that may be used by an individual to accurately trim his or her own hair. The clean-necks system may fasten around an individual's head using hook and loop fasteners. In a size-adjustable embodiment, notches found on the back may adjust the size of the unit, allowing use of the product by both adults and children. The bands that hold the clean-necks system around an individual's head may be elastic and flexible for comfort. A curved sloping guard may be attachable on the back of the clean-necks system whereby the curved sloping guard may be adjusted as desired by the user and may provide a cutting line. Once the clean-necks system is comfortably in place, individuals may utilize standard beard or hair trimmers and follow the curved sloped guard to cleanly remove hair from their neck in a straight line. Hair that is contained above and within the clean-necks system will be protected from unintentional shaving or cutting by the user. | 11-04-2010 |
Steve C. Ciccarelli, San Diego, CA US
| Patent application number | Description | Published |
|---|---|---|
| 20110122972 | SYSTEM AND METHOD FOR SIMULTANEOUS OPERATION OF MULTIPLE MODEMS USING A SINGLE TRANSCEIVER - Systems and methods for simultaneously communicating over multiple air interfaces using a single transceiver are described herein. An input is received at a transceiver. The input has a first signal encoded using a first radio technology and a second signal encoded using a second radio technology. The input is converted from an analog domain to a digital domain. The input is separated into the first signal and the second signal in the digital domain. | 05-26-2011 |
Steven Andrew Ciccarelli, Pen Argyl, PA US
| Patent application number | Description | Published |
|---|---|---|
| 20110150744 | Method for Drying Potash - A process for drying potash in which wet potash is introduced into a vertical gas suspension column, in which it is entrained in a heated gas and dried from an initial moisture content of from about 3 to about 6 wt. percent to about 0.01 to about 0.1 wt. percent. | 06-23-2011 |
Steven C. Ciccarelli, San Diego, CA US
| Patent application number | Description | Published |
|---|---|---|
| 20090221235 | DYNAMIC REFERENCE FREQUENCY FOR FRACTIONAL-N PHASE-LOCKED LOOP - Within a receiver, the frequency of a comparison reference clock signal supplied to a fractional-N Phase-Locked Loop (PLL) is dynamically changed such that undesirable reciprocal mixing of reference spurs with known jammers (for example, transmit leakage) is minimized. As the transmit channel changes within a band, and as the transmit leakage frequency changes, a circuit changes the frequency of the comparison reference clock signal such that reference spurs generated by the PLL are moved in frequency so that they do not reciprocally mix with transmitter leakage in undesirable ways. In a second aspect, the PLL is operable either as an integer-N PLL or a fractional-N PLL. In low total receive power situations, the PLL operates as an integer-N PLL to reduce receiver susceptibility to fractional-N spurs. In a third aspect, jammer detect information is used to determine the comparison reference clock signal frequency. | 09-03-2009 |
| 20090298415 | METHODS AND APPARATUS FOR POWER REDUCTION IN A TRANSCEIVER - An integrated circuit for achieving power reduction in a transceiver may include a jammer detector that determines an interference level corresponding to a received signal, and a transmit power detector that determines a required transmit power level for a transmitted signal. The integrated circuit may also include at least one of the following: a process monitor that determines process corners of components within the receiver and/or the transmitter, and a temperature monitor that determines a temperature of the receiver and/or the transmitter. The integrated circuit may also include a state machine. The state machine may transition the receiver from a high linearity mode to a low linearity mode if a set of operating conditions is satisfied. Similarly, the state machine may transition the transmitter from a high power mode to a low power mode if a set of operating conditions is satisfied. | 12-03-2009 |
| 20100120390 | LO GENERATION WITH DESKEWED INPUT OSCILLATOR SIGNAL - Techniques for generating local oscillator (LO) signals are described. In one design, an apparatus may include a deskew circuit and a divider circuit. The deskew circuit may receive a differential input oscillator signal having timing skew and provide a differential output oscillator signal having reduced timing skew. The differential input oscillator signal may include first and second input oscillator signals, and the differential output oscillator signal may include first and second output oscillator signals. In one design, the deskew circuit may include first and second variable delay circuits that receive the first and second input oscillator signals, respectively, and provide the first and second output oscillator signals, respectively. Each output oscillator signal may have an adjustable delay selected to reduce timing skew. The divider circuit may divide the differential output oscillator signal in frequency and provide differential I and Q divided signals, which may be used to generate LO signals. | 05-13-2010 |