Chih-Chien Huang
Chih-Chien Huang, Tu-Cheng TW
Patent application number | Description | Published |
---|---|---|
20090262490 | ELECTRONIC DEVICE - An electronic device is described. The electronic device includes a housing, a printed circuit board mounted in the housing, an earphone and a retracting mechanism. The earphone includes a connecting cable and a head member. One end of the connecting cable is connected to the printed circuit board, the other is connected to the head member. The retracting mechanism includes a receiving compartment and a receiving space communicating with the receiving compartment. The receiving compartment receives the connecting cable therein. The head member is received in and fixed to the receiving space. | 10-22-2009 |
20090320628 | SLIDING MECHANISM - A sliding mechanism for a portable electronic device includes a body section, a cover section, a coil spring mounted to the body section, and an elastic sheet fixed to the cover section. The body section or the cover section defines a sliding slot on a side thereof, with the other section comprising a rail corresponding to the sliding slot. The rail is slidably received in the sliding slot. The coil spring deforms the elastic sheet to generate tensile force when the coil spring is not aligned with the elastic sheet, driving the cover section to the open or closed position. | 12-31-2009 |
20100221593 | BATTERY AND HOLDING STRUCTURE FOR SAME - A holding structure comprises a housing and a battery, the housing defines a receiving cavity, an end wall of the receiving cavity forms a protrusion, the other end wall defines a locking groove, a plurality of elastic pins formed on the bottom of the receiving cavity. The battery has a latching hole defined on one end to receive the protrusion, the other end forms an engaging end to engage with the locking groove. Each of the elastic pins has a clamping section, the battery forms a plurality of latching slots, the clamping section latch into the latching slot correspondingly after the battery is received in the receiving cavity. | 09-02-2010 |
20110090180 | STYLUS AND ELECTRONIC DEVICE UTILIZING THE SAME - A stylus is used in an electronic device. The electronic device includes a navigation key. The stylus includes a barrel, a tip portion; and a connecting assembly. The tip portion can be detachably attached to an end of the barrel. The connecting assembly includes a main post and four resisting arms, and connects to the other end of the barrel, and the resisting arms are rotatably seated on the tip portion. When the stylus is used as a joystick, the resisting arms are rotated about 90° to form a cross shape, the tip portion is attached to the main post, and the resisting arms latch to the navigation key. The present disclosure further discloses an electronic device using the stylus. | 04-21-2011 |
20120225338 | BATTERY AND HOLDING STRUCTURE FOR SAME - A battery for a portable electronic device includes a recess, a number of electronic strips arranged on the bottom surface of the recess, and a number of latching slots defined in the sidewall of the recess. | 09-06-2012 |
Chih-Chien Huang, Tainan County TW
Patent application number | Description | Published |
---|---|---|
20110053371 | SEMICONDUCTOR PROCESS - A semiconductor manufacturing process is provided. First, a substrate is provided, wherein a patterned conductive layer, a dielectric layer and a patterned metal hard mask layer are sequentially formed thereon. Thereafter, a portion of the dielectric layer is removed to form a damascene opening exposing the patterned conductive layer. Afterwards, the dielectric layer is heated to above 200° C. Thereafter, a plasma treatment process is performed on the damascene opening, wherein the gases used to generate the plasma include hydrogen gas and inert gas. Afterwards, a conductive layer is formed in the damascene opening to fill therein. | 03-03-2011 |
Chih-Chien Huang, Yunlin County TW
Patent application number | Description | Published |
---|---|---|
20080279075 | DEVICE, METHOD FOR PROCESSING RF SIGNAL, AND OPTICAL DISK DRIVE UTILIZING THE SAME - A device for processing a radio frequency (RF) signal of an optical disk drive includes a high-pass (HP) filter, an RF variable gain amplifier (VGA), an RF analog-digital converter (ADC), and a digital module. The HP filter filters the RF signal and is capable of selectively utilizing one of a first cut-off frequency and a second cut-off frequency. The RF VGA amplifies the filtered RF signal. The RF ADC converts the amplified RF signal into a digital code. The digital module is capable of executing a first function and a second function with the digital code. The HP filter utilizes the first cut-off frequency when the digital module desires to execute the first function, and the HP filter utilizes the second cut-off frequency when the digital module desires to execute the second function. | 11-13-2008 |
20080285393 | PROCESSING CIRCUITS AND METHODS FOR OPTICAL DATA - A processing circuit for optical data is provided. The processing circuit includes a signal-processing module and a radio frequency (RF) signal-summing module. The signal-processing module averages and filters the data signals to obtain a low-frequency signal. The RF signal-summing module receives the data signals and the low-frequency signal, sums the data signals to obtain a summed data signal, and subtracts the low-frequency signal from the summed data signal to obtain a RF summing signal. | 11-20-2008 |
20100276805 | INTEGRATED CIRCUIT CHIP WITH REDUCED IR DROP - An integrated circuit chip includes a semiconductor substrate; a first interconnection wire having a first portion and a second portion on the semiconductor substrate, wherein the second portion is separated from the first portion; a second interconnection wire situated under the first interconnection wire; a first conductive via electrically coupling the first portion with the second interconnection wire; a conductive layer situated between the first interconnection wire and the second interconnection wire; and a second conductive via electrically coupling the conductive layer with the second portion. | 11-04-2010 |
Chih-Chien Huang, Yunlin Hsien TW
Patent application number | Description | Published |
---|---|---|
20080285639 | OFFSET CALIBRATION METHODS AND RADIO FREQUENCY DATA PATH CIRCUITS - An offset calibration method is provided. Two input terminals of an equalizer are switched to a common voltage at a first time point, wherein the equalizer generates a first equalized signal and a second equalized signal according to the common voltage. It is determined whether a first offset voltage is present in the equalizer according to the first and second equalized signals generated from the common voltage. If the first offset voltage is determined to be present in the equalizer, a first compensation voltage is provided to the equalizer. | 11-20-2008 |
20090066419 | VARIABLE GAIN AMPLIFIER CIRCUITS - A variable gain amplifier circuit has a variable gain amplifier (VGA), a string of resistors, a plurality of gain switches, a current source, and at least two current switches. A first input terminal of the VGA receives an input voltage signal. The string of resistors are coupled between an output terminal of the VGA and a bias voltage input terminal. Each of the gain switches is coupled between a second input terminal of the VGA and one of connection nodes between two of the resistors. Each of the current switches is coupled between the current source and one of the connection nodes. The current source provides a current through the turned-on current switch. | 03-12-2009 |
Chih-Chien Huang, Miaoli Hsien TW
Patent application number | Description | Published |
---|---|---|
20080258798 | ANALOG LEVEL SHIFTER - An analog level shifter is provided, receiving an input voltage to generate an output voltage. In the analog level shifter, a NMOS transistor has a gate coupled to an input node where the input voltage is input. A resistance device comprises a first end coupled to source of the NMOS transistor, and a second end coupled to an output node where the output voltage is output. A current source is coupled to the output node, sinking a first current therefrom to ground. | 10-23-2008 |
Chih-Chien Huang, Hsinchu City TW
Patent application number | Description | Published |
---|---|---|
20110307909 | METHOD FOR REDUCING A NUMBER OF INPUT TERMINALS OF AN AUTOMATIC POWER CONTROL CIRCUIT, AND ASSOCIATED AUTOMATIC POWER CONTROL CIRCUIT - A method for reducing a number of input terminals of an APC circuit is provided, where the APC circuit is arranged to control an optical pickup unit (OPU) within an optical storage device. The method includes: utilizing at least one switching module to ground one of a first and a second input terminals of the APC circuit at a time; and utilizing the switching module to electrically connect an APC front end within the APC circuit to a non-grounded input terminal of the first and the second input terminals, in order to receive a detection signal of a photo diode of the OPU through the non-grounded input terminal at the time. An associated APC circuit is also provided. | 12-15-2011 |
20130076325 | VOLTAGE REGULATOR - A voltage regulator includes a pass transistor, an operational amplifier and a voltage divider circuit. The pass transistor receives a supply voltage to generate a regulated output voltage according to a control signal. The operational amplifier generates the control signal according to a feedback voltage. The voltage divider circuit generates the feedback voltage at a feedback node according to the regulated output voltage, and includes a string of resistors and a stabilization element. The string of resistors is coupled to the pass transistor and includes multiple resistors. The stabilization element is coupled to the resistors and receives the regulated output voltage. | 03-28-2013 |
20130264681 | INTEGRATED CIRCUIT CHIP WITH REDUCED IR DROP - An integrated circuit chip includes a semiconductor substrate; a first interconnection wire having a first portion and a second portion on the semiconductor substrate, wherein the second portion is separated from the first portion; a second interconnection wire situated under the first interconnection wire; a first conductive via electrically coupling the first portion with the second interconnection wire; a conductive layer situated between the first interconnection wire and the second interconnection wire; and a second conductive via electrically coupling the conductive layer with the second portion. | 10-10-2013 |