Chih-Chiang Chang
Chih-Chiang Chang, Taipei TW
Patent application number | Description | Published |
---|---|---|
20100259875 | BATTERY COVER ASSEMBLY FOR PORTABLE ELECTRONIC DEVICE - A battery cover assembly for a portable electronic device includes a housing, a battery cover, and a pivot member. The battery cover forms an engaging portion arranged at a circle. The pivotal member defines a ring groove receiving the engaging portion. The battery cover rotatably connects the battery cover to the housing. | 10-14-2010 |
20100285345 | PORTABLE ELECTRONIC DEVICE - A portable electronic device includes a housing, a battery cover and a cushion. The battery cover removably latches the housing. The cushion is disposed between the housing and the battery cover for elastically contacting a battery. When the battery cover is assembled in the housing, the cushion may decrease any impact forces on the battery. The cushion also may reduce the abrasions on the battery. | 11-11-2010 |
20100315820 | PORTABLE ELECTRONIC DEVICE - A portable electronic device comprises a housing, a first light guiding member, a display and a second light guiding member. The housing has a main body, an opening defined through the main body, a frame protrudes from the main body surrounding the opening, and a trough is defined through the frame. The first light guiding member has a main body mounted in the opening of the housing. The display is mounted with the first light guiding member in the housing. The second light guiding member is accommodated in the trough. The first light guiding member further includes a peripheral wall protruding from the main body thereof, the peripheral wall is located between the main body of the first light guiding member and the display, and a passage is defined between the peripheral wall and the second light guiding member. | 12-16-2010 |
20100321868 | BATTERY COVER ASSEMBLY FOR PORTABLE ELECTRONIC DEVICE - A battery cover assembly for a portable electronic device is disclosed including a base member, a cover member rotatably attached with the base member, a connecting body, a protruding post, a sleeve, and an elastic member. The connecting body guides the rotation of the cover member about the axis of the protruding post. A sleeve rotates along with the cover member and can maintain the cover member at any position relative to the base member during rotation of the cover member. The elastic member can disengage the sleeve from the base member. | 12-23-2010 |
20130194206 | SWITCHING METHOD FOR ELECTRONIC DEVICE - A switching method for an electronic device having sensing regions is mentioned. The switching method is configured to detect signals received by the electronic device, so as to switch the states of the electronic device. The switching method comprises receiving a first signal at a first moment and receiving a second signal at a second moment, wherein the first signal is generated by touching a first sensing region and the second signal is generated by touching a second sensing region; measuring a triggering duration and determining whether the triggering duration is consistent with a predetermined duration, when the first signal and the second signal are inputted simultaneously; switching the electronic device from a first state to a second state, if the triggering duration is consistent with the predetermined duration; and maintaining the electronic device in the first state, if the triggering duration is not consistent with the predetermined duration. | 08-01-2013 |
Chih-Chiang Chang, Shinidian TW
Patent application number | Description | Published |
---|---|---|
20100284183 | LIGHT GUIDING MECHANISM FOR PORTABLE ELECTRONIC DEVICE - A light guiding mechanism for portable electronic device includes a cover, a light guiding module and four light sources. The cover includes a light transmitting region. The light guiding module includes a light guide plate having a first diagonal line and a second diagonal line. The light guide plate defines a first through hole. The light guide plate includes a light reflecting region around the first through hole. The light reflecting region includes a plurality of protrusions symmetrically positioned relative to the first diagonal line and the second diagonal line. Adjacent protrusions have a space therebetween. The size of the space uniformly increases with increasing distance from the first through hole. Light emitted from the light sources is repeatedly reflected by the protrusions and then passes the light transmitting region of the cover. | 11-11-2010 |
Chih-Chiang Chang, Shindian,taipei Hsien TW
Patent application number | Description | Published |
---|---|---|
20100136401 | BATTERY COVER LATCHING ASSEMBLY - A battery cover latching assembly comprises a battery housing member, a battery cover and a plurality of latching members. The battery cover is mounted to the battery housing and has a first surface facing the battery housing member. The battery cover has a plurality of latching portions protruding from the first surface. The latching members are mounted to the battery housing member respectively corresponding to the latching portions of the battery cover. Each latching member has a plurality of hooks corresponding to the latching portions, the hooks are latched with the latching portions. | 06-03-2010 |
Chih-Chiang Chang, Hsin-Chu Hsien TW
Patent application number | Description | Published |
---|---|---|
20100127333 | NOVEL LAYOUT ARCHITECTURE FOR PERFORMANCE ENHANCEMENT - The present disclosure provides an integrated circuit. The integrated circuit includes an active region in a semiconductor substrate; a first field effect transistor (FET) disposed in the active region; and an isolation structure disposed in the active region. The FET includes a first gate; a first source formed in the active region and disposed on a first region adjacent the first gate from a first side; and a first drain formed in the active region and disposed on a second region adjacent the first gate from a second side. The isolation structure includes an isolation gate disposed adjacent the first drain; and an isolation source formed in the active region and disposed adjacent the isolation gate such that the isolation source and the first drain are on different sides of the isolation gate. | 05-27-2010 |
Chih-Chiang Chang, Hsinchu County TW
Patent application number | Description | Published |
---|---|---|
20100039398 | Cover lens with touch-sensing function and method for fabricating the same - A cover lens with touch-sensing function is provided, which is combined onto an external side of an electronic device and allows the touch-sensing and protection for the electronic device. The provided cover lens is constructed by a tempered substrate, a pattern layer and a touch-sensing layer, where the pattern layer is formed on a first surface of the tempered substrate so as to provide the cover lens with an appearance of periphery-like pattern. The touch-sensing layer is also formed on the first surface of the tempered substrate. The present invention also provides a touch display having such cover lens and the fabricating method thereof. | 02-18-2010 |
Chih-Chiang Chang, Taipei Hsien TW
Patent application number | Description | Published |
---|---|---|
20080246745 | STYLUS FOR PORTABLE ELECTRONIC DEVICE - A portable electronic device ( | 10-09-2008 |
20090239040 | METHOD FOR MANUFACTURING MOLDED ARTICLE - A method for manufacturing a molded article ( | 09-24-2009 |
20090289817 | KEYBOARD STRUCTURE AND ELECTRONIC DEVICE USING THE SAME - A keyboard structure, comprises a housing having at least one post, a key assembly, and at least one connecting portion comprising a ring, the ring coils around the post to connect the key assembly to the housing. The invention also discloses an electronic device using the keyboard structure. | 11-26-2009 |
Chih-Chiang Chang, Zhudong Township TW
Patent application number | Description | Published |
---|---|---|
20120074495 | Series FinFET Implementation Schemes - A device includes a first semiconductor fin, and a second semiconductor fin parallel to the first semiconductor fin. A straight gate electrode is formed over the first and the second semiconductor fins, and forms a first fin field-effect transistor (FinFET) and a second FinFET with the first and the second semiconductor fins, respectively, wherein the first and the second FinFETs are of a same conductivity type. A first electrical connection is formed on a side of the straight gate electrode and coupling a first source/drain of the first FinFET to a first source/drain of the second FinFET, wherein a second source/drain of the first FinFET is not connected to a second source/drain of the second FinFET. | 03-29-2012 |
20130042158 | SCAN FLIP-FLOP CIRCUIT HAVING FAST SETUP TIME - A scan-flip flop circuit includes an input stage for providing a data signal to a data node, wherein the input stage includes first and second stacks of transistors devices coupled to the data node. The first stack receives a data input signal during a normal operation mode for input to the data node, and the second stack receiving a scan input signal during a scan test mode for input to the data node. The scan flip-flop circuit also includes a master latch coupled directly to the data node for latching the data signal from the input stage and outputting the data signal; a slave latch coupled to an output of the master latch for latching the output from the master latch and outputting the output; and a scan and clock control logic module. The scan and clock control logic module controls the first stack to input the data input signal to the data node during normal operation mode. | 02-14-2013 |
20130113537 | PULSE GENERATOR - A circuit includes a logic gate and a latch. The logic gate is configured to receive a clock signal at a first input. The latch is disposed in a feedback loop of the logic gate and is configured to output a feedback signal to a second input of the logic gate in response to a signal output by the logic gate and the clock signal. The circuit is configured to output a pulsed signal based on one of a rising edge or a falling edge of the clock signal. | 05-09-2013 |
Chih-Chiang Chang, Taipei City TW
Patent application number | Description | Published |
---|---|---|
20120084033 | Method for Measuring Capacitances of Capacitors - A capacitor measurement circuit for measuring a capacitance of a test capacitor includes a first transistor with a first source-drain path coupled between a first capacitor plate of the test capacitor and a ground; a second transistor with a second source-drain path coupled between a second capacitor plate of the test capacitor and the ground; and a current-measuring device configured to measure a first charging current and a second charging current of the test capacitors. The first and the second charging currents flow to the test capacitor in opposite directions. | 04-05-2012 |
20130049810 | Methods and Apparatus for Time to Current Conversion - A time to current conversion apparatus and methods. An impedance having an input for selectively receiving a time varying periodic signal or a known voltage signal is provided; and a current output is coupled to the impedance. By observing the average current through the impedance for the known voltage signal over a time period, and by observing the average current through the impedance for a time varying periodic signal, the duty cycle of the time varying periodic signal may be determined by evaluating a ratio of a first average current observed at the current output while the time varying periodic signal is coupled to the impedance to a second average current observed at the current output while the known voltage signal is coupled to the impedance. An embodiment time to current converter circuit is disclosed. Method embodiments for determining the duty cycle of a time varying periodic signal are provided. | 02-28-2013 |
20130270671 | Capacitor Array Layout Arrangement for High Matching Methodology - Some embodiments relate a capacitor array arranged on a semiconductor substrate. The capacitor array includes an array of unit capacitors arranged in a series of rows and columns. An interconnect structure couples unit capacitors of the array to establish a plurality of capacitor elements. The respective capacitor elements have different numbers of unit capacitors and different corresponding capacitances. In establishing the plurality of capacitor elements, the interconnect structure couples unit capacitors of the array in substantially identical sub-arrays tiled over the semiconductor substrate. Other methods and devices are also disclosed. | 10-17-2013 |
20140040836 | GRADED DUMMY INSERTION - Among other things, one or more techniques for graded dummy insertion and a resulting array are provided herein. For example an array is a metal oxide semiconductor (MOS) array, a metal oxide metal (MOM) array, or a resistor array. In some embodiments, a first region and a second region are identified based on a density gradient between a first pattern density associated with the first region and a second pattern density associated with the second region. For example, the first pattern density and the second pattern density are gate densities and/or poly densities. To this end, a dummy region is inserted between the first region and the second region, the dummy region includes a graded pattern density based on a first adjacent pattern density and a second adjacent pattern density. In this manner, graded dummy insertion is provided, thus enhancing edge cell performance for an array, for example. | 02-06-2014 |
20140067348 | ARRAY MODELING FOR ONE OR MORE ANALOG DEVICES - Among other things, one or more techniques for creating an array model for analog device modeling are provided. In an embodiment, the array model represents a mean value or a standard deviation value of an analog device characteristic for an analog device based on a physical location of the analog device within a circuit layout, where the physical location is identified using a physical set of coordinates. The physical set of coordinates maps to an array set of coordinates of the array model. In this manner, a mean value and a standard deviation value are obtainable from the array model using the array set of coordinates. The mean value and the standard deviation value are usable to model the analog device, and thus a circuit within which the analog device is used, to obtain a more accurate or realistic prediction of operation or behavior, for example. | 03-06-2014 |
Chih-Chiang Chang, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20120144213 | USB HUB AND POWER MANAGEMENT METHOD THEREOF - A USB HUB is provided. The USB HUB comprises a wireless communication module, a storage module, a USB interface connected to a host outside of the USB HUB and a HUB controller. The storage module stores a driver program of the wireless communication module. The USB interface transfers data with the host. The HUB controller is coupled to the USB interface, the wireless communication module and the storage module. The HUB controller disables the storage module and enables the wireless communication module when the driver program has been installed in the host. | 06-07-2012 |
Chih-Chiang Chang, New Taipei City TW
Patent application number | Description | Published |
---|---|---|
20130244346 | Packaging Methods, Material Dispensing Methods and Apparatuses, and Automated Measurement Systems - Packaging methods, material dispensing methods and apparatuses, and automatic measurement systems are disclosed. In one embodiment, a method of packaging semiconductor devices includes coupling a second die to a top surface of a first die, dispensing a first amount of underfill material between the first die and the second die, and capturing an image of the underfill material. Based on the image captured, a second amount or no additional amount of underfill material is dispensed between the first die and the second die. | 09-19-2013 |
Chih-Chiang Chang, Taichung City TW
Patent application number | Description | Published |
---|---|---|
20130291959 | INSTALLATION STRUCTURE OF COUNTERTOP FAUCET - An installation structure of countertop faucet includes a base having an insertion section extending through a mounting hole formed in a counter to engage a locking nut to be secured. The insertion section has a top end forming a receiving bore of which a circumferential wall forming two positioning holes communicating with the receiving bore. Each positioning hole receives therein a releasing module. The bottom of the base forms two water inlet passages communicating with the receiving bore and receiving stop valves therein and coupled to couplers for connection with water inlet tubes. A faucet has a joint section received in the receiving bore and having water guide tubes fit into the water inlet passages. The joint section forms two receiving apertures receiving therein positioning modules respectively engageable with the positioning holes to fix the faucet and being released by the releasing module to detach the faucet from the base. | 11-07-2013 |
Chih-Chiang Chang, Hsin-Chu TW
Patent application number | Description | Published |
---|---|---|
20140027821 | DEVICE PERFORMANCE ENHANCEMENT - Among other things, one or more techniques for enhancing device (e.g., transistor) performance are provided herein. In one embodiment, device performance is enhanced by forming an extended dummy region at an edge of a region of a device and forming an active region at a non-edge of the region. Limitations associated with semiconductor fabrication processing present in the extended dummy region more so than in non-edge regions. Accordingly, a device exhibiting enhanced performance is formed by connecting a gate to the active region, where the active region has a desired profile because it is comprised within a non-edge of the region. A dummy device (e.g., that may be less responsive) may be formed to include the extended dummy region, where the extended dummy region has a less than desired profile due to limitations associated with semiconductor fabrication processing, for example. | 01-30-2014 |
Chih-Chiang Chang, Zhubei City TW
Patent application number | Description | Published |
---|---|---|
20140264874 | Electro-Migration Barrier for Cu Interconnect - Integrated circuit devices and method of forming them. The devices include a dielectric barrier layer formed over a copper-containing metal interconnect structure. The dielectric barrier layer inhibits electro-migration of Cu. The dielectric barrier layer includes a metal-containing layer that forms an interface with the interconnect structure. Incorporating metal within the interfacial layer improves adhesion of the dielectric barrier layer to copper lines and the like and provides superior electro-migration resistance over the operating lifetime of the devices. | 09-18-2014 |
20140272135 | DEPOSITION INJECTION MASKING - In deposition devices, a precursor is directed at a substrate within a deposition chamber, and a block plate comprising a set of block plate apertures adjusts the direction and volume of the outflowing precursor. However, arrangements of block plate apertures that are suitable for some deposition scenarios (such as one type of precursor) are unsuitable for other deposition scenarios, resulting in precursor deposition that is undesirably thick, thin, or inconsistent. A set of block plate masks positioned over respective zones of the block plate are adjustable to align a set of masking apertures with respect to the block plate apertures, such as by operating a block plate motor to rotate a ring-shaped block plate mask over a cylindrical zone of the block plate. This configuration enables adjustable exposure of the block plate apertures to control the adjusted outflow of precursor through the block plate. | 09-18-2014 |
Chih-Chiang Chang, Kaohsiung TW
Patent application number | Description | Published |
---|---|---|
20150055366 | LIGHT GUIDE PLATE WITH MULTI-DIRECTIONAL STRUCTURES - A light guide plate with multi-directional structures includes a main body, a plurality of first microstructures and a plurality of second microstructures. The main body includes a light-incident surface, a light-emitting surface and a reflecting surface. The light-incident surface connects the light-emitting surface and the reflecting surface. The first microstructures are disposed on the light-emitting surface or the reflecting surface and arranged along a first extending direction. The second microstructures are disposed on the light-emitting surface or the reflecting surface and arranged along a second extending direction. The second microstructures and the first microstructures are disposed on the same plane and intersect with each other. Each of the second microstructures is a single stripe pattern, and has a width which becomes gradually smaller from one end of the second microstructure near the light-incident surface to the other end of the second microstructure away from the light-incident surface. | 02-26-2015 |
20150070627 | BACKLIGHT MODULE AND LIQUID CRYSTAL DISPLAY - A backlight module and a liquid crystal display are described. The backlight module includes a light guide plate, a light source and a prism sheet. The light guide plate includes a light-emitting surface, a light-incident surface and an axis. The light-incident surface is connected to the light-emitting surface. The axis is normal to the light-incident surface. The light source emits light towards the light-incident surface. The prism sheet is disposed on the light guide plate and includes a first optical surface and a plurality of prism structures which are disposed on the first optical surface. Each of the prism structures has a first surface and a second surface. The first surface and the second surface are connected to form a ridge. The ridge is vertical to the light-incident surface, or an angle included between the ridge and the axis is smaller than or equal to 20 degrees. | 03-12-2015 |