| Patent application number | Description | Published |
|---|
| 20090195211 | Method and system for regulating current discharge during battery discharge conditioning cycle - Methods and systems are disclosed for utilizing a memory control circuit for controlling transfer of data to and from a memory system. A memory control circuit with a back up battery and control circuits is provided. Battery health is determined through a discharge cycle of the back up battery. A power supply generated from the back up battery is provided to circuitry of the memory control card during normal operations of the memory control circuit during a non-power loss state. The power supplied from the back up battery during the non-power loss state of the memory control circuit is utilized by at least a first circuit of the memory control circuit as part of normal memory controller card operations during the battery health discharge cycle. When the system is not performing a battery health cycle the first circuit receives normal system power. The memory control circuit may be a RAID card. The first circuit may be memory circuitry. The backup battery discharge rate may be regulated during the battery health discharge cycle by switching the power source for the circuitry of the memory control card between the backup battery and the normal system power. | 08-06-2009 |
| 20090195212 | Method and system for utilizing a memory control circuit for controlling data transfer to and from a memory system - Methods and systems are disclosed for utilizing a memory control circuit for controlling transfer of data to and from a memory system. A memory control circuit with a back up battery and control circuits is provided. Battery health is determined through a discharge cycle of the back up battery. A power supply generated from the back up battery is provided to circuitry of the memory control card during normal operations of the memory control circuit during a non-power loss state. The power supplied from the back up battery during the non-power loss state of the memory control circuit is utilized by at least a first circuit of the memory control circuit as part of normal memory controller card operations during the battery health discharge cycle. When the system is not performing a battery health cycle the first circuit receives normal system power. The memory control circuit may be a RAID card. The first circuit may be memory circuitry. The backup battery discharge rate may be regulated during the battery health discharge cycle by switching the power source for the circuitry of the memory control card between the backup battery and the normal system power. | 08-06-2009 |
| 20100052623 | System and Method for Remote Battery Sensing - Systems and methods for remote battery sensing and charging are disclosed. A method may include determining whether a charge output of a battery charger is electrically coupled to a rechargeable battery, wherein the charge output is configured to charge the rechargeable battery. The method may also include electrically coupling a terminal of the rechargeable battery to a reference voltage input of the battery charger in response to determining the charge output is electrically coupled to the rechargeable battery, wherein the battery charger is configured to determine whether the rechargeable battery is to be charged based on the reference voltage input voltage. The method may further include electrically coupling the reference voltage input to the charge output in response to determining the charge output is not electrically coupled to the rechargeable battery. | 03-04-2010 |
| 20100180065 | Systems And Methods For Non-Volatile Cache Control - In some embodiments, a method for controlling a cache having a volatile memory and a non-volatile memory during a power up sequence is provided. The method includes receiving, at a controller configured to control the cache and a storage device associated with the cache, a signal indicating whether the non-volatile memory includes dirty data copied from the volatile memory to the non-volatile memory during a power down sequence, the dirty data including data that has not been stored in the storage device. In response to the received signal, the dirty data is restored from the non-volatile memory to the volatile memory, and flushed from the volatile memory to the storage device. | 07-15-2010 |
| 20100270975 | Dynamic Discharging To Detect Derated Battery Cells - A system for dynamic discharging to detected derated battery cells. In such a system, a battery cell capacity, cell voltage, as well as a time to discharge are used in combination to identify good or bad battery cells. More specifically, during a dynamic discharge cycle, an accumulated discharge capacity value is calculated and monitored by a charge level battery gas gauge via analog to digital (A/D) converters and an internal discharge time value is monitored. One of the values is assigned as a fixed value and the other value is used to identify good or bad batter cells. | 10-28-2010 |
| 20110072280 | Systems and methods for time-based management of backup battery life in memory controller systems - Systems and methods that may be implemented for time-based management of storage memory controller (e.g., RAID controller) backup battery life in information handling systems by limiting the backup battery system operation time in order to save energy, reduce the impact of leakage current, and prolong memory controller backup battery shelf life while at the same time meeting requirements of back-up time for storage/server applications. The disclosed systems and methods may be implemented, for example, by providing a battery system controller that implements a pre-set memory controller backup battery operation time, in combination with a hardware-controlled mechanism that extends backup battery system operation time by disabling one or more current leakage paths within the storage memory controller circuitry. | 03-24-2011 |
| 20110185211 | Systems and Methods for Determining the State of Health of a Capacitor Module - Systems and methods for determining the state of health for a capacitor module are provided. In some embodiments, a method for monitoring the health of a capacitor module comprising an array of capacitors is provided. The method may include steps for disabling a charger coupled to an array of capacitors of the capacitor module, determining if the capacitor module is healthy based at least on operating values of the capacitor module, and enabling a write back mode for the memory module if the capacitor module is determined to be healthy. | 07-28-2011 |
