Inventors list

Assignees list

Classification tree browser

Top 100 Inventors

Top 100 Assignees


Chia-Hsing

Chia-Hsing Chen, Hsinchu City TW

Patent application numberDescriptionPublished
20080298135METAL OXIDE SEMICONDUCTOR DEVICE AND METHOD FOR OPERATING AN ARRAY STRUCTURE COMPRISING THE SAME DEVICES - The present invention discloses a metal oxide semiconductor (MOS) device and a method for operating an array structure comprising the same devices. The MOS device of the present invention comprises a device layer; an ion-implanted layer formed on the device layer and providing the source, the drain and the channel; and a gate structure formed on the ion-implanted layer. Via applying a bias voltage to the gate, the carrier density in the channel region is different from that in the source region or the drain region; thereby, the MOS device of the present invention can undertake programming, erasing and reading activities. The present invention can simplify the MOS device fabrication process, reduce the operating voltage, and promote the integration density of a 2-dimensional or 3-dimensional MOS device array.12-04-2008
20100213528METAL OXIDE SEMICONDUCTOR DEVICE AND METHOD FOR OPERATING AN ARRAY STRUCTURE COMPRISING THE SAME DEVICES - The present invention discloses a metal oxide semiconductor (MOS) device and a method for operating an array structure comprising the same devices. The MOS device of the present invention comprises a device layer; an ion-implanted layer formed on the device layer and providing the source, the drain and the channel; and a gate structure formed on the ion-implanted layer. Via applying a bias voltage to the gate, the carrier density in the channel region is different from that in the source region or the drain region; thereby, the MOS device of the present invention can undertake programming, erasing and reading activities. The present invention can simplify the MOS device fabrication process, reduce the operating voltage, and promote the integration density of a 2-dimensional or 3-dimensional MOS device array.08-26-2010

Chia-Hsing Chou, Taipei TW

Patent application numberDescriptionPublished
20090135570METHOD FOR IMPROVING EBG STRUCTURES AND MULTI-LAYER BOARD APPLYING THE SAME - A method for improving EBG (electromagnetic bandgap) structures is provided. First, a multi-layer board having at least one EBG unit is provided. Then, a maximum input impedance of the EBG unit under a predetermined frequency band is measured, in which a frequency corresponding to the maximum input impedance is a resonance frequency, and a capacitance is determined based on the resonance frequency. Besides, a minimum input impedance of the EBG unit is measured, and a logarithmic value corresponding to the maximum input impedance and a logarithmic value corresponding to the minimum input impedance are obtained so as to determine a resistance. Finally, an electronic device having the capacitance and the resistance is coupled to the EBG unit in parallel.05-28-2009
20090310295HEAT-DISSIPATING MECHANISM FOR USE WITH MEMORY MODULE - A heat-dissipating mechanism includes a first heat-dissipating device, a first positioning device, a second heat-dissipating device and a second positioning device. The first heat-dissipating device is contacted with a memory module. The first positioning device is disposed on the first heat-dissipating device and includes a protrusion. The second heat-dissipating device is connected with the first heat-dissipating device. The second positioning device has a positioning rail formed in the second heat-dissipating device and corresponding to the protrusion. The second heat-dissipating device is connected with the first heat-dissipating device when the protrusion of the first positioning device is embedded into the positioning rail second positioning device.12-17-2009
20100060379DELAY LINE FOR PRINTED CIRCUIT BROAD - A delay line for a printed circuit board (PCB) is disclosed. The delay line includes a first straight line, a second straight line and a third straight line. The second and third straight lines are respectively disposed at two sides of the first straight line. The first, second and third straight lines are parallel to each other and form a delay path. The current direction of the second straight line is opposite to that of the third straight line.03-11-2010
20100188817HEAT DISSIPATION DEVICE - A heat dissipation device is used for dissipating heat generated from a plurality of memory modules inserted on a motherboard. The memory modules are parallel to each other. Two hooks are disposed at two ends of the slot of each memory connector, respectively, to clamp the memory module corresponding to the slot when the memory module is inserted in the slot. The heat dissipation device includes two fixing frames, a connection frame, and two fans. The two fixing frames are disposed at two opposite ends of the memory connectors and fastened with the hooks at two ends of each slot, respectively. Additionally, the connection frame is connected between the two fixing frames. The two fans are disposed on the two fixing frames, respectively. An air inlet of one of the two fans faces an air outlet of the other one.07-29-2010
20100302732HEAT-DISSIPATING MECHANISM FOR USE WITH MEMORY MODULE - A heat-dissipating mechanism includes a first heat-dissipating device, a first positioning device, a second heat-dissipating device and a second positioning device. The first heat-dissipating device is contacted with a memory module. The first positioning device is disposed on the first heat-dissipating device and includes a protrusion. The second heat-dissipating device is connected with the first heat-dissipating device. The second positioning device has a positioning rail formed in the second heat-dissipating device and corresponding to the protrusion. The second heat-dissipating device is connected with the first heat-dissipating device when the protrusion of the first positioning device is embedded into the positioning rail second positioning device.12-02-2010

Chia-Hsing Huang, Taipei TW

Patent application numberDescriptionPublished
20090294615Holder apparatus adapted for gripping and operating a sprayer - A holder apparatus comprises a handhold formed on an end thereof for holding; a barrel section extending from another end thereof; a clamping section formed from the front end of the barrel section opposite to the handhold and including two jaw portions joined together, two limited grooves respectively formed in and extending along the jaw portions, two inner rim portions respectively defined against the limited grooves and two clamping edges respectively formed on the inner wall of the jaw portions related to the limited grooves, with the clamping edges gripping a neck of a sprayer and supporting the bottom of a rim of a sprayer; a trigger element pivotally connected to the barrel section; a C-shaped spring disposed in the limited grooves and gripping the inner rim portions related to the clamping edges.12-03-2009

Chia-Hsing Lin, Hsinchu City TW

Patent application numberDescriptionPublished
20100188364GHOST RESOLUTION FOR A CAPACITIVE TOUCH PANEL - Ghost resolution sensing methods are provided for capacitive touch panels. When ghost is detected involving two points on a capacitive touch panel, for each of the two points, the intersected traces at that one are concurrently charged to sense the capacitance value from either one of the intersected traces, and according thereto, a real point and a ghost point can be distinguished from each other. Alternatively, the intersected traces are crisscross driven by two synchronous and in phase signals or synchronous but out of phase signals, to sense the capacitance values at the two points. Preferably, intersectional calibration is performed in conjunction therewith, to recognize the real points.07-29-2010
20110050614OBJECT POSITIONING FOR AN X-Y PROJECTED CAPACITIVE TOUCH PANEL - Methods are proposed for object positioning for an X-Y projected capacitive touch panel. In an embodiment, capacitance sensing under inphase excitation of traces is applied to set a base value when the capacitive touch panel is not touched and to obtain capacitances at intersections when the capacitive touch panel is touched, and the base value is compared with the measured capacitances to identify touch points. In other embodiments, X-Y projected sensing and all-point sensing are combined to reduce the amount of calculation and achieve the same positioning effect as an all-point capacitive touch panel.03-03-2011
20110050632MULTI-FIELD SENSING OF A CAPACITIVE TOUCH PANEL - A detect method of a capacitive touch panel alternately senses the traces of the capacitive touch panel to generate two series of fields, interpolates with the first fields to obtain interpolation fields having temporal coordinates identical to that of the second fields, and combines the second fields and the interpolation fields to generate reconstructed frames for coordinate calculation. Therefore, the capacitance sensing sequence of the traces is scheduled in a multi-field way to reduce the operation of the detector circuit of the capacitive touch panel.03-03-2011
20110050633DETECTOR CIRCUIT AND DETECT METHOD OF A CAPACITIVE TOUCH PANEL - A detector circuit and detect method of a capacitive touch panel conditionally abort detection of useless traces of the capacitive touch panel when the capacitive touch panel detects the traces thereof. For a selected trace, first several digital values obtained by detecting the selected trace are compared with a threshold value to identify whether the selected trace is useful or not, and if the selected trace is identified useless, an abort signal is triggered to abort detection of the selected trace. Therefore, the performance of the capacitive touch panel is improved with higher frame rate and less power consumption.03-03-2011
20110050634DETECTOR CIRCUIT AND DETECT METHOD OF A CAPACITIVE TOUCH PANEL - A detector circuit and detect method of a capacitive touch panel conditionally abort sensing of useless traces of the capacitive touch panel when the capacitive touch panel senses the traces thereof. For a selected trace, the trace voltage thereof is sampled to be compared with a threshold voltage. If the sampled voltage is lower than the threshold voltage, the sensing of this trace is aborted and thus the operation of the detector circuit is reduced to improve the performance of the capacitive touch panel.03-03-2011
20110050635BOUNDARY RESOLUTION IMPROVEMENT FOR A CAPACITIVE TOUCH PANEL - A capacitive touch panel has a plurality of traces including a boundary trace, and a virtual trace is defined outward of the boundary trace and assigned with a virtual coordinate and a virtual capacitance for interpolation to position a touch point around the boundary of the capacitive touch panel, thereby eliminating the non-addressable region of the capacitive touch panel.03-03-2011

Chia-Hsing Yu, Taipei TW

Patent application numberDescriptionPublished
20100191988METHOD FOR REDUCING POWER CONSUMPTION OF A COMPUTER SYSTEM IN THE WORKING STATE - A method for reducing power consumption of a computer system in a working state is provided. The computer system comprises a processor, a memory and a chipset, and the processor is connected with the chipset through a processor bus. The method comprises classifying the power saving level of the computer system into a predetermined number of power saving modes, checking at least one power saving mode transition condition to determine whether to automatically raise the power saving mode of the computer system, and raising the power saving mode of the computer system by lowering a first voltage supply level of the chipset and a second voltage supply level of the memory and decreasing a first working frequency of the processor bus and a second working frequency of the memory. The power consumption of the computer system is further reduced in comparison with a normal working state when the power saving mode of the computer system is further raised.07-29-2010

Patent applications by Chia-Hsing Yu, Taipei TW