Chen-Tung
Chen-Tung Chang, Taoyuan County TW
Patent application number | Description | Published |
---|---|---|
20150244167 | OUTPUT POWER PROTECTION APPARATUS AND METHOD OF OPERATING THE SAME - An output power protection apparatus includes a DC conversion unit, an output protection unit, a high-voltage battery, a low-voltage battery, and a control unit. The DC conversion unit converts an input DC power into an output DC power. The output protection unit is connected in series to the DC conversion unit, and the output protection unit has a plurality of protection circuits connected in parallel to each other. When a short-circuit condition occurs between the high-voltage battery and the low-voltage battery or the low-voltage battery is reversely connected in polarity, the control unit generates a control signal to control the protection circuits to disconnect the connection between the low-voltage battery and a low-voltage device, and the DC conversion unit. | 08-27-2015 |
Chen-Tung Chen, Shan-Hua TW
Patent application number | Description | Published |
---|---|---|
20110065750 | Solid Forms of 3-(4-amino-1-oxo-1,3-dihydro-isoindol-2-yl)-piperidine-2,6-dione and Methods of Making the Same - The present invention provides for new crystalline and amorphous forms of 3-(4-amino-1-oxo-1,3-dihydro-isoindol-2-yl)-piperidine-2,6-dione, and methods of making the same. | 03-17-2011 |
Chen-Tung Lee, Tainan City TW
Patent application number | Description | Published |
---|---|---|
20130127813 | DISPLAY DEVICE - The present invention provides a display device. The display device comprises: a timing controller, having a first number of output points; and a second number of source drivers, coupled to the first number of output points of the timing controller, respectively; wherein the first number is equal to the second number. The display device has higher resolution and fewer control pins between a timing controller and a source driver thereof. In addition, the display device provided by the present invention comprises the de-skew operation for minimizing the data and clock skew issue under high speed operation in prior art and the error bit check operation for avoiding display failure caused by error transmission. | 05-23-2013 |
Chen-Tung Lin, Jhudong Township TW
Patent application number | Description | Published |
---|---|---|
20100273324 | METHODS OF MANUFACTURING METAL-SILICIDE FEATURES - A method of manufacturing a microelectronic device including forming a dielectric layer surrounding a dummy feature located over a substrate, removing the dummy feature to form an opening in the dielectric layer, and forming a metal-silicide layer conforming to the opening. The metal-silicide layer may then be annealed. | 10-28-2010 |
20100314698 | METHODS OF MANUFACTURING METAL-SILICIDE FEATURES - A method of manufacturing a microelectronic device including forming a dielectric layer surrounding a dummy feature located over a substrate, removing the dummy feature to form an opening in the dielectric layer, and forming a metal-silicide layer conforming to the opening. The metal-silicide layer may then be annealed. | 12-16-2010 |
Chen-Tung Lin, Taipei City TW
Patent application number | Description | Published |
---|---|---|
20130173862 | METHOD FOR CLEANING CACHE OF PROCESSOR AND ASSOCIATED PROCESSOR - A method for cleaning a cache of a processor includes: generating a specific command according to a request, wherein the specific command includes an operation command, a first field and a second field; obtaining an offset and a starting address according to the first field and the second field; selecting a specific segment from the cache according to the starting address and the offset; and cleaning data stored in the specific segment. | 07-04-2013 |
20140129885 | SCAN CLOCK GENERATOR AND RELATED METHOD THEREOF - An exemplary scan clock generator for providing a plurality of on-chip scan clocks to a plurality of cells under test includes: a receiving circuit, arranged for receiving an off-chip scan clock; and a clock processing circuit, coupled to the receiving circuit and arranged for generating the on-chip scan clocks according to the received off-chip scan clock; wherein clock edges of the on-chip scan clocks are staggered from each other, and the scan clock generator and the cells under test are set in a same chip. | 05-08-2014 |
Chen-Tung Sun, Luzhu Township TW
Patent application number | Description | Published |
---|---|---|
20130200249 | FIXING ASSEMBLY FOR FAN MODULE - A fixing assembly for a fan module is combined in a housing and includes at least one fixing base and at least one bottom pad. The fixing base has an accommodating space and a plurality of positioning portions in the accommodating space. The positioning portions are provided in pairs and symmetrical to each other. The locations of the positioning portions are designed for positioning various sizes of heat-dissipating fans. The bottom pad is configured to support the bottom of the fixing base. By this structure, various sizes of fan modules can be positioned in the housing. | 08-08-2013 |
20130202429 | COMBINING ASSEMBLY FOR FAN FIXING BASE - A combining assembly for a fan fixing base is fixed in a housing and includes a fan module and a frame plate. The fan module includes a fixing base, a heat-dissipating fan disposed in the fixing base, and a plurality of locking elements. The heat-dissipating fan is provided with a plurality of locking holes. The fixing base has a plurality of through-holes. The locking elements are disposed through the through-holes to be connected into the locking holes, thereby fixing the heat-dissipating fan into the fixing base. The frame plate is provided with a plurality of positioning troughs to correspond to the locking elements. The fan module is engaged in the positioning troughs via the locking elements. | 08-08-2013 |