Inventors list |
Assignees list |
Classification tree browser |
Top 100 Inventors |
Top 100 Assignees |
Changchien
Ching-Heng Changchien, Taipei TW
| Patent application number | Description | Published |
|---|---|---|
| 20100127969 | Non-Contact Input Electronic Device and Method Thereof - A non-contact input electronic device and a method thereof are disclosed. The non-contact input electronic device includes a display module, sensors and a control module. A plurality of sensors are disposed around the display module, respectively, to sense a non-contact input motion. The control module is coupled to the sensors, and it senses a moving order of the non-contact input according to the sensors, generates an input command corresponding to the moving order and executes the input command. | 05-27-2010 |
Wei-Pin Changchien, Taichung City TW
| Patent application number | Description | Published |
|---|---|---|
| 20100174933 | System and Method for Reducing Processor Power Consumption - A system and method for reducing active power in processors is disclosed. A method embodiment comprises the steps of determining when a particular logic block is inactive, determining the powered state of the particular logic block, isolating the particular logic block from a main processor core, and powering off the particular logic block. When the system needs the particular logic block, the method further comprises reactivating the block. A system embodiment comprises software and a processor coupled to a clock control module, an isolation control module and a header/footer module, operable to isolate a particular logic block and power off a particular logic block, thereby reducing power. Another embodiment comprises a logic module coupled to a clock by a clock gating module, an isolation module for isolating the logic module, a header/footer module for disabling power to the logic module, and a power and clock gating control module for controlling the clock gating module and the header/footer module. | 07-08-2010 |
| 20100176890 | System and Method for Characterizing Process Variations - A system and method for characterizing process variations are provided. A circuit comprises a plurality of inverters arranged in a sequential loop, and a plurality of transmission gates, with each transmission gate coupled between a pair of serially arranged inverters. Each transmission gate comprises a first field effect transistor (FET) having a first channel, and a second FET having a second channel. The first channel and the second channel are coupled in parallel and a gate terminal of the first FET and a gate terminal of the second FET are coupled to a first control signal and a second control signal, respectively. | 07-15-2010 |
Wei-Pin Changchien, Taichung TW
| Patent application number | Description | Published |
|---|---|---|
| 20110121856 | System and Method for Detecting Soft-Fails - A system and method for detecting soft-failures in integrated circuits is provided. A circuit includes a combinatorial logic block having a first signal input and a second signal input, and a latch coupled to an output of the combinatorial logic block. The combinatorial logic block produces a pulse when only one of either a first signal provided by the first signal input or a second signal provided by the second signal input is a logical high value, and the latch captures the pulse if the pulse has a pulse width greater than a second threshold. The pulse has a pulse width that is based on a timing difference between a first signal transition on the first signal and a second signal transition on the second signal, the combinatorial logic block produces the pulse if the timing difference is greater than a first threshold, and the combinatorial logic block operates with balanced inputs. | 05-26-2011 |