Inventors list

Assignees list

Classification tree browser

Top 100 Inventors

Top 100 Assignees


Chan, Hsinchu

Bor-Wen Chan, Hsinchu TW

Patent application numberDescriptionPublished
20110031538CMOS STRUCTURE WITH MULTIPLE SPACERS - A semiconductor device includes a substrate having shallow trench isolation and source/drain regions located therein, a gate stack located on the substrate between the source/drain regions, a first gate spacer on the sidewall of the gate stack, and a second gate spacer on the sidewall of the first gate spacer.02-10-2011
20110241130SEMICONDUCTOR DEVICE HAVING A BLOCKING STRUCTURE AND METHOD OF MANUFACTURING THE SAME - A semiconductor device includes a blocking structure between a metal layer and at least one underlying layer. The blocking structure has a first layer configured for preventing diffusion of metal from the metal layer into the at least one underlying layer, and a second layer configured for enhancing electrical performance of the semiconductor device.10-06-2011

Cheng-Pang Chan, Hsinchu TW

Patent application numberDescriptionPublished
20110148371SWITCHED-MODE POWER SUPPLY - A switched-mode power supply (SMPS) uses an equivalent inductor of bonding wire(s) and lead frame(s) to replace a traditional external inductor. A current-controlled pulse width modulation (PWM) modulator and a current-controlled pulse frequency modulation (PFM) modulator are optionally employed for high frequency switching, so as to mate a low inductance value of the bonding wire(s) and lead frame(s) and achieve reduced cost, low power consumption and low complexity.06-23-2011

Chien-Tai Chan, Hsinchu TW

Patent application numberDescriptionPublished
20110227162METHOD OF MAKING A FINFET, AND FINFET FORMED BY THE METHOD - A method includes forming first and second fins of a finFET extending above a semiconductor substrate, with a shallow trench isolation (STI) region in between, and a distance between a top surface of the STI region and top surfaces of the first and second fins. First and second fin extensions are provided on top and side surfaces of the first and second fins above the top surface of the STI region. Material is removed from the STI region, to increase the distance between the top surface of the STI region and top surfaces of the first and second fins. A conformal stressor dielectric material is deposited over the fins and STI region. The conformal dielectric stressor material is reflowed, to flow into a space between the first and second fins above a top surface of the STI region, to apply stress to a channel of the finFET.09-22-2011

Chih-Cheng Chan, Hsinchu TW

Patent application numberDescriptionPublished
20090085893Field-Sequential Display Apparatus and Display System Capable of Sensing Pixel Address - A field-sequential display apparatus and a display system which is capable of sensing pixel address are provided. The field-sequential display apparatus comprises a plurality of pixels, each of which is adapted to present a plurality of display states. The display states includes at least one colored light and an invisible light, wherein the at last one colored light and invisible light are alternately displayed, and the invisible light is adapted to transmit the address information of the pixel.04-02-2009
20100238202Display Device and Method for Driving the same - An exemplary method for driving a display device is provided. At least one set of input signals is received. Finding the original signals being the same with the input signals in the signal transforming table is executed. The pixel driving signals is outputted. If at least one of the found second and third original signals is equal to zero, and the found first original signal is equal to neither zero nor maximal gray scale, at least one of the outputted second and third sub-pixel driving signals, and the outputted fourth sub-pixel driving signal are equal to zero. Then, at least one of the pixels of the pixel array is driven by the outputted pixel driving signals. The input signals is transformed into the pixel driving signals by use of the signal transforming table, thereby saving the cost and improving the displaying quality.09-23-2010

Hing-Yuen Chan, Hsinchu TW

Patent application numberDescriptionPublished
20110038969FERMENTED COMPOSITION OF MUNG BEAN HULLS, METHOD FOR FORMING THEREOF, AND ANTI-OXIDATION AND ANTI-INFLAMMATION COMPOSITION USING THE SAME - The invention provides a method for forming a fermented composition of mung bean hulls, including: mixing mung bean hulls and water to form a mixture; adding a fungus into the mixture, wherein the fungus includes 02-17-2011

Hong-Lin Chan, Hsinchu TW

Patent application numberDescriptionPublished
20110251082BIOMARKERS FOR BREAST CANCER - The present invention uses 2-dimensional differential gel electrophoresisgel (2D-DIGE) and mass spetrum techniques to identify breast cancer biomarkers in transformed breast cells. In summary, the present invention identifies numerous putative breast cancer markers from various stages of breast cancer. The results of the invention aids in developing proteins identified as useful diagnostic and therapeutic candidates on breast cancer research.10-13-2011

Hsin-Tsu Chan, Hsinchu TW

Patent application numberDescriptionPublished
20110251082BIOMARKERS FOR BREAST CANCER - The present invention uses 2-dimensional differential gel electrophoresisgel (2D-DIGE) and mass spetrum techniques to identify breast cancer biomarkers in transformed breast cells. In summary, the present invention identifies numerous putative breast cancer markers from various stages of breast cancer. The results of the invention aids in developing proteins identified as useful diagnostic and therapeutic candidates on breast cancer research.10-13-2011

Li-Hsiang Chan, Hsinchu TW

Patent application numberDescriptionPublished
20090055574NAND Flash Memory Device And Related Method Thereof - The NAND flash memory device contains a NAND flash memory, a mirror data area, and a controller. The mirror data area has a size at least to hold a page of data and is usually formed by random access memory. The controller saves a data to be written into the NAND flash memory that occupies a partial number of the sectors of a first page of the NAND flash memory into the sectors of a second page of the mirror data area. When a new data is to be written into the remaining sectors of the first page of the NAND flash memory, the new data is stored instead into the second page's remaining sectors of the mirror data area. When the second page of the mirror data area is full, the entire second page is written into the first page of the NAND flash memory.02-26-2009
20090100214Management Platform For Extending Lifespan Of Memory In Storage Devices - A management platform for extending lifespan of memory, such as SD, MMC, micro SD, of storage devices is provided. The memory includes a plurality of virtual access units, and a virtual block is defined to include a fixed number of virtual access units. In the management platform, a memory control unit tallies the number of operations performed on a virtual access unit when the virtual access unit is selected to perform on. A processing unit determines whether the data stored in virtual access units should be move to another virtual access unit according to an operation threshold in order to prevent from data loss caused by the memory damage.04-16-2009
20090114722Card Reader With Capability Of Adjusting Access Interface Display - A card reader with capability of adjusting the access interface display is provided, including a connection interface for electrically connecting to the host, a plurality of access interfaces for electrically connecting to corresponding memory cards, such as SD, CF, and a controller. When the host completes the enumeration, the controller issues a disconnect signal through the connection interface to the host to erase the original disk mappings, such as G:, F:, on the display for subsequent adjustment. For adjusting the display, the controller issues an optional reconnect signal belonging to the card reader to the host so that the host can execute the re-enumeration and adjust the displaying of the access interface available in the card reader according to the optional reconnect signal.05-07-2009
20090157999Control Mechanism For Multi-Functional Chips - A control mechanism for multi-functional chips is provided. By receiving operation signals from the predefined pins of the different operation functions, the present invention accesses the corresponding storage area in the memory module according to the operation signals without using different memory modules and memory controllers corresponding to different operation functions so as to save power and reduce the hardware size. For example, the MegaSIM™ multi-functional chip includes the integration of a plurality of operation functions, such as SD/MMC and ISO 7816. Each operation function uses different communication protocol to provide operation signals through individual to shared predefined pins. For example, MegaSIM™ I/O, Vpp/CLK, GND, CLK RST, and Vcc pins are used by ISO 7816, and Cmd, Data0, and Vpp/CLK pins are used by SD/MMC.06-18-2009
20100122014Method For Protecting Memory Proprietary Commands - A method for protecting memory proprietary command is provided. By using the logic block area (LBA) address in the header of the LBA mode, the device end can determine whether the data sector in the LBA mode includes a proprietary command. Also, by using the pre-defined computation function to establish a relation among the values stored in a plurality of characteristic point addresses and a specific point address so that he device end can determine whether a proprietary command is received. As the operating system will not filter out the proprietary command wrapped in this manner, the proprietary command can pass the operating system and be executed by the device end.05-13-2010
20100131808Method For Testing Memory - A memory testing method is provided, by using the computation capability of a controller to receive the testing command the program code of a testing PC to generate random data or use an algorithm to generate testing data of specific format. Then, the method writes the data directly to the flash memory and read the data from the memory again to compare with the original data. The comparison result is transmitted back to the testing PC. The method greatly reduces the memory access frequency and I/O load of the testing PC so as to improve the testing efficiency.05-27-2010
20100146221Method For Protecting Memory Data - A method for protecting memory data is provided, by extracting bad block addresses stored in the bad block information obtained during the memory scanning testing as memory label, and using an algorithm to compute an identification based on the memory label so that the memory will check the identification and whether the blocks pointed by memory label being bad blocks when an external device request data reading so as to prevent the unauthorized data from being read and achieve the object of protecting memory data.06-10-2010

Shih-Chi Chan, Hsinchu TW

Patent application numberDescriptionPublished
20090038924AUTOMATIC TIMING SWITCH DEVICE - An automatic timing switch device includes a switch control wheel, a driving assembly, and a plurality of push switches. The switch control wheel includes a plurality of wheel-shaped structures stacked sequentially, wherein each of the wheel-shaped structures has at least one notch formed on an outer periphery of the switch control wheel, and the diameters of the wheel-shaped structures reduce sequentially so that the switch control wheel is in tapered shape. The driving assembly drives the switch control wheel to rotate. The push switches are switched by engaging into or separating from the notches of the wheel-shaped structures as the switch control wheel rotated by the driving assembly. Since the switch control wheel is in a tapered shape, so that the switch control wheel is easily to be formed monolithically and is convenient to be installed to the case of the automatic timing switch device.02-12-2009
20090046540AUTOMATIC TIMING CONTROL DEVICE CASE - An automatic timing control device case which is used for accommodating a timing control rotation shaft and a plurality of switches. A motor is disposed on the case for driving a gear set connected to the timing control rotation shaft to rotate, thereby controlling on or off of the switches through the timing control rotation shaft. The automatic timing control device case includes a body and a gear box. The body has an accommodation space for accommodating the timing control rotation shaft and the plurality of switches. The gear box is integrally formed in the body for accommodating the gear set. The gear box has at least one through-hole communicating the gear box and the accommodation space, such that the gear set is connected to and drives the timing control rotation shaft.02-19-2009
20110186412TIMER - A timer includes a case, a shaft, a cam wheel, a drive mechanism, and a plurality of switch blades disposed within the case. The shaft is rotatably and reciprocally movably disposed in the case. The cam wheel is pivoted on the shaft and rotates together with the shaft when setting, or rotates independently by the drive mechanism. The cam wheel includes a plurality of cam tracks on one side surface thereof and a plurality of ratchets and grooves on a circular rim thereof. The drive mechanism contacts the ratchets to drive the cam wheel to rotate relative to the shaft. The switch blades respectively contact the cam tracks of the cam wheel, and correspondingly generate an electrical connection/disconnection. When the shaft moves to the setting position and the cam wheel being rotated by the user, a flexible element touches the grooves formed on the circular rim results a tactile feedback.08-04-2011

Shih Hsiung Chan, Hsinchu TW

Patent application numberDescriptionPublished
20110210312III-NITRIDE SEMICONDUCTOR LIGHT-EMITTING DEVICE AND MANUFACTURING METHOD THEREOF - A semiconductor light-emitting device includes a substrate, a buffer layer, an n-type semiconductor layer, a conformational active layer and a p-type semiconductor layer. The n-type semiconductor layer includes a first surface and a second surface, and the first surface directly contacts the buffer layer. The second surface includes a plurality of recesses, and a conformational active layer formed on the second surface and within the plurality of recesses. Widths of upper portions of the recesses are larger than widths of lower portions of the recesses. Therefore, the stress between the n-type semiconductor layer and the conformational active layer can be released with the recesses.09-01-2011

Shiun-Wei Chan, Hsinchu TW

Patent application numberDescriptionPublished
20120025258LIGHT EMITTING DIODE PACKAGE AND LIGHT EMITTING DIODE MODULE - An exemplary LED module includes a board and an LED package mounted on the plate. The LED package includes a base, an LED chip mounted on a top surface of the base, two electrodes formed on the base and electrically connected to the LED chip and the board, and an encapsulant encapsulating the LED chip. A plurality of grooves are defined in the bottom surface of the base. When the LED package is secured on the plate via solder paste, the grooves function as a container for receiving excessive solder paste, thereby preventing the solder paste from spilling and floating or inclination of the LED package.02-02-2012

Te-Wei Chan, Hsinchu TW

Patent application numberDescriptionPublished
20090086142LIQUID CRYSTAL DISPLAY PANEL AND ARRAY SUBSTRATE THEREOF - A liquid crystal display panel includes an array substrate, an opposite substrate having an opposite electrode, a liquid crystal layer located therebetween, first alignment patterns and second alignment patterns. The array substrate includes scan lines, data lines and pixel units electrically connecting corresponding scan lines and data lines. Each pixel unit includes a first active device, a first pixel electrode electrically connecting the first active device and a second pixel electrode. The first pixel electrode and the second pixel electrode are separated to define a first displaying region and a second displaying region. The extending directions of the first alignment patterns in the first displaying region and the second alignment patterns in the second displaying region respectively intersect the extending direction of the scan lines at a smaller first acute angle and a greater acute angle for controlling the arrangements of the liquid crystal molecules.04-02-2009
20090086144LIQUID CRYSTAL DISPLAY PANEL - A liquid crystal display (LCD) panel including a first substrate, a plurality of scan lines, a plurality of data lines, a plurality of pixel structures, a second substrate, and a liquid crystal layer is provided. The scan lines, data lines, and pixel structures are disposed on the first substrate. The pixel structures are electrically connected to the corresponding scan lines and data lines. The liquid crystal layer is disposed between the first and the second substrates. Each pixel structure includes a first active device, a first pixel electrode electrically connected to the first active device, and a second pixel electrode. A V-shaped main slit formed between the first and the second pixel electrodes has a tip and two branches connected thereto. The tip of the V-shaped main slit directs towards the second pixel electrode. The edges of the first and the second pixel electrodes adjoining each branch are substantially parallel.04-02-2009
20100091232LIQUID CRYSTAL DISPLAY PANEL - A liquid crystal display (LCD) panel including a first substrate, a plurality of scan lines, a plurality of data lines, a plurality of pixel structures, a second substrate, and a liquid crystal layer is provided. The scan lines, data lines, and pixel structures are disposed on the first substrate. The pixel structures are electrically connected to the corresponding scan lines and data lines. The liquid crystal layer is disposed between the first and the second substrates. Each pixel structure includes a first active device, a first pixel electrode electrically connected to the first active device, and a second pixel electrode. A V-shaped main slit formed between the first and the second pixel electrodes has a tip and two branches connected thereto. The tip of the V-shaped main slit directs towards the second pixel electrode. The edges of the first and the second pixel electrodes adjoining each branch are substantially parallel.04-15-2010

Patent applications by Te-Wei Chan, Hsinchu TW

Wing Chor Chan, Hsinchu TW

Patent application numberDescriptionPublished
20120025278SCHOTTKY DIODE - A Schottky diode comprises an ohmic layer that can serve as a cathode and a metal layer that can serve as an anode, and a drift channel formed of semiconductor material that extends between the ohmic and metal layers. The drift channel includes a heavily doped region adjacent to the ohmic contact layer. The drift channel forms a Schottky barrier with the metal layer. A pinch-off mechanism is provided for pinching off the drift channel while the Schottky diode is reverse-biased. As a result, the level of saturation or leakage current between the metal layer and the ohmic contact layer under a reverse bias condition of the Schottky diode is reduced.02-02-2012

Yao-Fu Chan, Hsinchu TW

Patent application numberDescriptionPublished
20100025750MEMORY AND METHOD OF FABRICATING THE SAME - A memory and a method of fabricating the same are provided. The memory is disposed on a substrate in which a plurality of trenches is arranged in parallel. The memory includes a gate structure and a doped region. The gate structure is disposed between the trenches. The doped region is disposed at one side of the gate structure, in the substrate between the trenches and in the sidewalls and bottoms of the trenches. The top surface of the doped region in the substrate between the trenches is lower than the surface of the substrate under the gate structure by a distance, and the distance is greater than 300 Å.02-04-2010

Yu-Hsuan Chan, Hsinchu TW

Patent application numberDescriptionPublished
20100088429METHOD FOR CONSTRUCTING A DECOMPOSITION DATA STRUCTURE OF MULTIPLE LEVELS OF DETAIL DESIGN FEATURE OF 3D CAD MODEL AND STREAMING THEREOF - A method for streaming multi-LOD design feature of a 3D-CAD model comprises defining a LOD of a 3D-CAD model with each design feature of the 3D-CAD model, wherein the design feature is the smallest 3D-CAD model constructing unit; constructing the LOD of the 3D-CAD model into a decomposition data structure of LOD design feature recording each design feature of the 3D-CAD model in different LODs, wherein the LOD comprises all unit assembly faces of the design features; constructing a switch face display mechanism controlling whether each design feature of the 3D-CAD model is displayed; and encapsulating a designated design feature into a packet based on users' configuration and transmitting the packet. The invention achieves multi-tier real-time incremental streaming transmission and implements streaming transmission into point-to-point information sharing for collaborative participants to receive information from others to obtain higher level information and share information to others for integrated information sharing efficiency.04-08-2010