Inventors list |
Assignees list |
Classification tree browser |
Top 100 Inventors |
Top 100 Assignees |
Chakrapani
Chakrapani Bingi, Bhongir IN
| Patent application number | Description | Published |
|---|---|---|
| 20120028959 | DIHYDROOROTATE DEHYDROGENASE INHIBITORS - The invention relates to compounds of formula (I) wherein R | 02-02-2012 |
Chakrapani Chatla, Seconderabad IN
| Patent application number | Description | Published |
|---|---|---|
| 20080311574 | Novel Missense Mutations and Single Nucleotide Polymorphisms in the Rabphillin-3A-Like Gene and Uses Thereof - The invention relates to methods and compositions of matter for determining or predicting aggressiveness of a subject's tumor, for determining a subject's predisposition to cancer, for diagnosing cancer in a subject, and for selecting a therapy for a subject with cancer. Also provided are methods and compositions of matter for determining a Rabphillin-3A-Like gene genotype in a subject and for characterizing a Rabphillin-3A-Like gene in a subject. | 12-18-2008 |
Chakrapani Gorrepati, Morganville, NJ US
| Patent application number | Description | Published |
|---|---|---|
| 20100290455 | METHOD AND APPARATUS FOR COMMUNICATION REQUEST TERMINATION ROUTING - A method and apparatus for call termination routing. The method comprises determining one or more characteristics of an incoming call, mapping the one or more characteristics to a termination policy, and routing the incoming call to a communication device. The incoming call is routed to the communication device in accordance with the mapped termination policy. The determining, mapping, and routing steps are performed by a controller computing device as known in the art. The apparatus comprises means for determining one or more characteristics of an incoming call, means for mapping the one or more characteristics to a termination policy, and means for routing the incoming call to a communication device. The incoming call is routed to the communication device in accordance with the mapped termination policy. | 11-18-2010 |
Chakrapani Gorrepati, Holmdel, NJ US
| Patent application number | Description | Published |
|---|---|---|
| 20110255397 | SYSTEMS AND METHODS OF IMPROVING THE QUALITY OF VOIP COMMUNICATIONS - Methods of addressing problems in a voice over Internet protocol (VOIP) telephony system include collecting data on network events, analyzing the data, and taking corrective action when possible. If an IP telephony device is registering with the VOIP telephony system more frequently than necessary, which can indicate the IP telephony device is unnecessarily jumping between proxy services, the IP telephony device is instructed to re-initialize itself. If an IP telephony device sends two successive stay alive registration messages to a proxy server from different ports of a router, which can indicate that a router pinhole is closing between stay alive messages, then the IP telephony device is instructed to send stay alive registration messages more frequently. If data packet statistics indicate that an IP telephony device is experiencing a jitter problem, the IP telephony device is instructed to increase the size of a data buffer for incoming data packets. If data packet statistics indicate that an IP telephony device is experiencing an enduring bandwidth problem or an enduring data packet loss problem, the IP telephony device is instructed to adopt a new encoding algorithm with greater data compression. | 10-20-2011 |
Chakrapani Rayadurgam, Bangalore IN
| Patent application number | Description | Published |
|---|---|---|
| 20090024876 | System and Method for Verification of Cache Snoop Logic and Coherency Between Instruction & Data Caches for Processor Design Verification and Validation - A system and method for verifying cache snoop logic and coherency between instruction cache and data cache using instruction stream “holes” that are created by branch instructions is presented. A test pattern generator includes instructions that load/store data into instruction stream holes. In turn, by executing the test pattern, a processor thread loads an L2 cache line into both instruction cache (icache) and data cache (dcache). The test pattern modifies the data in the dcache in response to a store instruction. In turn, the invention described herein identifies whether snoop logic detects the change and updates the icache's corresponding cache line accordingly. | 01-22-2009 |
| 20090024877 | System and Method for Creating Different Start Cache and Bus States Using Multiple Test Patterns for Processor Design Verification and Validation - A system and method for creating different start cache and bus states using multiple test patterns for processor design verification and validation is presented. A test pattern generator/tester re-uses test patterns in different configurations that alter cache states and translation lookaside buffer (TLB) states, which produces different timing scenarios on a broadband bus. The test pattern generator/tester creates multiple test patterns for a multi-processor system and executes the test patterns repeatedly in different configurations without rebuilding the test patterns. This enables a system to dedicate more time executing the test patterns instead of building the test patterns. By repeatedly executing the same test patterns in a different configuration, the invention described herein produces different start cache states, different TLB states, along with other processor units, each time the test patterns execute that, in turn, changes the bus timing. | 01-22-2009 |