Inventors list |
Assignees list |
Classification tree browser |
Top 100 Inventors |
Top 100 Assignees |
Byung-Tak
Byung-Tak Jang, Bundang-Gu KR
| Patent application number | Description | Published |
|---|---|---|
| 20100166127 | APPARATUSES FOR TRANSMITTING AND RECEIVING DATA - An apparatus for transmitting data comprises a clock signal generator generating clock signals; and a transmitter generating transmitting signals having same sized and shaped differential signals, i.e., the clock signals and data signals, subsequent to a strobe signal having common components different from those of the data signals. Accordingly, even though the distortion occurs in the strobe signal during transmission, the clock signal and the data signal can easily be recovered within a give action margin, and timing skew error variation between the clock signal and the data signal can be minimized by noise occurring in the transmission path, whereby the data signal can be transmitted at a higher frequency. Since the clock signal is recovered using the strobe signal, an area occupied by a circuit built in the apparatus for receiving data and used for recovery of the clock signal can be reduced. | 07-01-2010 |
Byung-Tak Jang, Gangnam-Gu KR
| Patent application number | Description | Published |
|---|---|---|
| 20090167391 | QUARTER CYCLE DELAY CLOCK GENERATOR - Embodiments relate to a quarter cycle delay clock generator. According to embodiments, a quarter cycle delay clock generator may include a reference clock generator to generate a reference clock signal, a first logic circuit to catch a first input signal input thereto at a rising edge of the reference clock signal and outputting a first input signal as a first output signal until a next rising edge of the reference clock signal, and a second logic circuit to catch a second input signal input thereto and outputting the second input signal as a second output signal. The first output signal may be inverted and input to the first logic circuit as the first input signal, and the second logic circuit may receive the first output signal from the first logic circuit as the second input signal. | 07-02-2009 |
Byung-Tak Park, Geumcheon-Gu KR
| Patent application number | Description | Published |
|---|---|---|
| 20110297187 | METHOD FOR CLEANING WATER PURIFIER - A method for cleaning a water purifier comprising: a filtering unit; a water tank unit for storing purified water having passed through the filtering unit; and a discharging unit for discharging out the purified water stored in the water tank unit, the method comprises: a cleaning water supplying step of supplying cleaning water in which a cleaning agent is dissolved to the water tank unit; a cleaning water discharging step of discharging the cleaning water when a predetermined time has lapsed; a rinsing water supplying step of supplying rinsing water to the water tank unit when the cleaning water discharging step has been completed; and a rinsing water discharging step of discharging the rinsing water when a predetermined time has lapsed. In the method, cleaning and rinsing processes for a water purifier are automatically executed by a series of consecutive processes. Accordingly, a user can directly clean the water purifier if necessary without requiring a Codi's visit. | 12-08-2011 |
