Inventors list

Assignees list

Classification tree browser

Top 100 Inventors

Top 100 Assignees


Byeong Hak Jo

Byeong Hak Jo, Suwon KR

Patent application numberDescriptionPublished
20090021331STEP ATTENUATOR - There is provided a step attenuator having two Pi-type attenuators and one bridged-T type attenuator that share some resistors. The step attenuator is used to prevent a reduction in frequency range caused by use of MOS transistors and reduce attenuation of signal power and frequency band by the MOS transistors, thereby obtaining a low attenuation value and reducing input and output mismatch.01-22-2009
20090066425FREQUENCY SYNTHESIZER HAVING MULTI-BAND VOLTAGE CONTROLLED OSCILLATOR - There is provided a frequency synthesizer including a multi-band voltage controlled oscillator having a plurality of voltage controlled oscillating cores outputting oscillation frequencies having different bands according to an input control voltage. Each of the voltage controlled oscillating cores outputs a frequency band divided into a plurality of bands, and the voltage controlled oscillating core operates by each of the divided bands, and one of the voltage controlled oscillating cores operates in one of the bands according to the control voltage. The frequency synthesizer further includes a comparator unit and an oscillation band-determining unit. The comparator unit compares the control voltage with a pre-set reference voltage range. The oscillation band-determining unit changes the band where the voltage controlled oscillating core operates into another one of the bands when the control voltage is out of the pre-set reference voltage range.03-12-2009
20090153256FREQUENCY GENERATOR - There is provided a feedback circuit including: an oscillator generating an oscillation frequency signal; a mixer unit having an input terminal, a feedback terminal, and an output terminal and outputting a frequency signal through the output terminal, the frequency signal obtained by adding or subtracting frequency of a feedback signal, input through the feedback terminal, to or from frequency of the oscillation frequency signal input through the input terminal from the oscillator; a first frequency divider dividing the frequency signal output from the mixer unit at a division ratio of N (N is a multiple of 2) to generate an output signal; and a feedback circuit adjusting the output signal of the first frequency divider for the first frequency divider to output a frequency signal in a desired band and feeding back the adjusted signal to the feedback terminal of the mixer unit.06-18-2009
20100073040FREQUENCY DIVIDER USING LATCH STRUCTURE - There is provided a frequency divider using a latch structure including: a first latch sampling and latching an input signal in response to a first clock signal and a second clock signal having an inverse phase with respect to the first clock signal; a second latch toggled with the first latch, the second latch sampling and latching the input signal in response to the first and second clock signals; a bias adjustor generating a sampling bias current and a latching bias current to supply to the first and second latches, respectively and adjusting a relative ratio between the sampling bias current and the latching bias current to vary a minimum power point oscillating frequency of the first and second latches.03-25-2010
20100134188BUFFER AMPLIFIER - A buffer amplifier has high input impedance and is less affected by temperature by supplying independent bias power to each of amplification units. The buffer amplifier includes a bias supply unit supplying bias power having a preset voltage level, an amplification unit receiving preset driving power and the bias power from the bias supply unit to amplify an input signal, and a compensation unit compensating for current unbalance of the driving power supplied to the amplification unit.06-03-2010
20110037507MIXER WITH DIFFERENTIAL DC OFFSET CANCELLATION FUNCTION - A mixer with a differential DC offset cancellation function includes: a load unit including a first load unit and a second load unit; a mixing unit biased by current transferred from the load unit to mix inputs signal and oscillation signals; a first output voltage detection unit detecting an output voltage of the first output terminal; a second output voltage detection unit detecting an output voltage of the second output terminal; a first injection/extraction circuit unit injecting current into the first load unit or extracting current from the first load unit according to the size of a first detection voltage; a second injection/extraction circuit unit injecting current into the second load unit or extracting current from the second load unit according to the size of a second detection voltage; and a current regulation unit regulating an overall current flowing across the first and second injection/extraction circuit units.02-17-2011
20110156813POWER AMPLIFIER - There is provided a power amplifier that can maintain a constant gain by detecting a level of a signal being input and a level of a signal being output. A power amplifier according to an aspect of the invention may include: an amplification section having at least one amplification unit amplifying an input signal according to an adjustable gain to thereby output the amplified input signal; a detection section detecting signal levels of an input signal and an output signal of the amplification section; and a gain maintaining section controlling a bias power according to a detection result of the detection section so that a gain of the amplification section is maintained within a predetermined gain range.06-30-2011

Patent applications by Byeong Hak Jo, Suwon KR

Byeong Hak Jo, Suwon-Si KR

Patent application numberDescriptionPublished
20100321120FRACTIONAL-N FREQUENCY SYNTHESIZER AND METHOD THEREOF - The present relates to a fractional-N frequency synthesizer improving noise characteristics and a method thereof. The fractional-N frequency synthesizer includes a reference oscillator that generates a reference frequency signal; a sigma-delta modulator that generates a desired decimal value based on the reference frequency signal; a divider that divides a voltage controlled oscillation frequency signal; first to M phase/frequency detectors that detect a difference in phase and frequency between the reference frequency signal and the divided voltage controlled oscillation frequency signal; first to M charge pumps that are connected to each of the phase/frequency detectors in series and charges or pumps charge amount according to output signals from each of the phase/frequency detectors; a loop filter that controls the amount of supplied current based on output signals from the charge pumps to filter low-pass frequency components; and a voltage controlled oscillator that is oscillated in response to the output signal from the loop filter and generates voltage controlled oscillation frequency signals.12-23-2010
20110032011AUTO FREQUENCY CALIBRATOR, METHOD THEREOF AND FREQUENCY SYNTHESIZER USING IT - The present invention relates to and auto frequency calibrator, a method thereof, and a frequency synthesizer using it. The auto frequency calibrator includes a capacitor bank selector that is operated as an open loop and compares a frequency signal having integer-divided reference frequency with the reference frequency signal to select a capacitor bank corresponding to an output frequency; and a capacitor bank controller that is operated as a closed loop when the capacitor bank is selected and compares the output voltage corresponding to the output frequency with a preset voltage range to control the capacitor bank selected in the capacitor bank selector.02-10-2011

Byeong Hak Jo, Gyunggi-Do KR

Patent application numberDescriptionPublished
20110133834POWER AMPLIFIER - There is provided a power amplifier with a variable supply of bias power according to a look-up table having a voltage value determined based on a level of an RF signal being input to the power amplifier to thereby increase power efficiency. A power amplifier according to an aspect of the invention may include an amplification section amplifying an input signal according to a bias voltage being supplied; and a bias supply section comparing a level of the input signal with a look-up table set in advance and supplying a bias voltage to the amplification section according to a result of the comparison.06-09-2011
20110143821POWER AMPLIFICATION MODULE FOR MOBILE COMMUNICATION TERMINAL - Disclosed herein is a power amplification module for a mobile communication terminal. The power amplification module includes a balanced power amplifier configured to divide an input signal using a phase difference, amplify resulting signals, and combine the amplified signals with each other, and a transmission power detection unit connected to an isolation terminal formed on an output side of the balanced power amplifier and configured to amplify a micro-power signal, which is transmitted to the isolation terminal from an outside of the transmission power detection unit, and to transmit the amplified signal. Accordingly, since the detection signal to input terminal and detection signal output terminal of a transmission power detection unit can be easily implemented using an internal circuit, the entire size of the power amplification module can be reduced. Further, characteristic of isolation between the detection signal input terminal and the detection signal output terminal can be improved.06-16-2011
20110156817POWER AMPLIFIER - Disclosed herein is a power amplifier. The power amplifier includes a first common source transistor for amplifying an input signal into a predetermined level, a second common source transistor for compensating for input capacitance and performing auxiliary amplification for the first common source transistor, and a common gate transistor connected to the first common source transistor in a cascode structure, configured to be connected in parallel to the second common source transistor and prevent the first common source transistor from breaking down, and configured to output a signal amplified by a value obtained by adding the gain of the first common source transistor and the gain of the second common source transistor to each other.06-30-2011