Inventors list |
Assignees list |
Classification tree browser |
Top 100 Inventors |
Top 100 Assignees |
Burton, OR
David L. Burton, Mcminnville, OR US
| Patent application number | Description | Published |
|---|---|---|
| 20110009244 | SHOE FOR DEEP-WATER-RUNNING EXERCISE - An apparatus for use in exercising in water, preferably deep water running, includes a shoe that is configured to be worn by the user. The shoe includes a plurality of drag-generating elements attached to and extending from each side of said shoe for generating drag forces on the shoe during movement in water. The drag-generating elements generate more drag for movement of said shoe in a rearward direction than in a forward direction and are sized and positioned to simulate the forces on the user's foot arising from land-based running. | 01-13-2011 |
Edward Burton, Hillsboro, OR US
| Patent application number | Description | Published |
|---|---|---|
| 20090248945 | NOISE REDUCING METHODS AND CIRCUITS - In some embodiments, a circuit is provided with a transmitter to generate switching noise during clock events when no transition occurs to reduce data dependent switching noise. | 10-01-2009 |
| 20090276642 | VOLTAGE REGULATOR WITH SUSPEND MODE - A system is disclosed. The system includes a central processing unit (CPU) to operate in one or more low power sleep states, and a power converter. The power converter includes phase inductors; and one or more power switches to drive the phase inductors. The one or more power switches are deactivated during the CPU sleep state. | 11-05-2009 |
| 20100118501 | Integrated inductor - An inductor and multiple inductors embedded in a substrate (e.g., IC package substrate, board substrate, and/or other substrate) is provided herein. | 05-13-2010 |
| 20100169692 | Mechanism for adaptively adjusting a direct current loadline in a multi-core processor - A central processing unit (CPU) is disclosed. The CPU includes two or more processing cores and a power control unit to regulate voltage applied to the CPU based upon the number of processing cores that are active. | 07-01-2010 |
| 20100214005 | Power Switches Having Positive-Channel High Dielectric Constant Insulated Gate Field Effect Transistors - Power switch units for microelectronic devices are disclosed. In one aspect, a microelectronic device may include a functional circuit, and a power switch unit to switch power to the functional circuit on and off. The power switch unit may include a large number of transistors coupled together. The transistors may include predominantly positive-channel, insulated gate field effect transistors, which have a gate dielectric that includes a high dielectric constant material. Power switch units having such transistors may tend to have low power consumption. In an aspect, an overdrive voltage may be applied to the gates of such transistors to further reduce power consumption. Methods of overdriving such transistors and systems including such power switch units are also disclosed. | 08-26-2010 |
Edward A. Burton, Portland, OR US
| Patent application number | Description | Published |
|---|---|---|
| 20090313489 | INDEPENDENT POWER CONTROL OF PROCESSING CORES - Independent power control of two or more processing cores. More particularly, at least one embodiment of the invention pertains to a technique to place at least one processing core in a power state without coordinating with the power state of one or more other processing cores. | 12-17-2009 |
| 20110022865 | INDEPENDENT POWER CONTROL OF PROCESSING CORES - Independent power control of two or more processing cores. More particularly, at least one embodiment of the invention pertains to a technique to place at least one processing core in a power state without coordinating with the power state of one or more other processing cores. | 01-27-2011 |
Edward A. Burton, Hillsboro, OR US
| Patent application number | Description | Published |
|---|---|---|
| 20090089543 | INTEGRATED CIRCUIT PERFORMANCE IMPROVEMENT ACROSS A RANGE OF OPERATING CONDITIONS AND PHYSICAL CONSTRAINTS - Methods and apparatus to improve integrated circuit (IC) performance across a range of operating conditions and/or physical constraints are described. In one embodiment, an operating parameter of one or more of processor cores may be adjusted in response to a change in the activity level of processor cores (e.g., the number of active processor cores) and/or a comparison of one or more operating conditions and one or more corresponding threshold values. Other embodiments are also described. | 04-02-2009 |
| 20100138683 | POWER CONTROL UNIT WITH DIGITALLY SUPPLIED SYSTEM PARAMETERS - Methods and apparatuses provide voltage regulation for a processor. Control or configuration parameters for a voltage regulator (VR) are provided digitally over a configuration bus to a VR controller. The parameters may be provided directly from a storage element, or via a processing element or processor core. Based in whole or in part on the parameters, the VR controller provides an output control signal to affect a power output from a power converter to the processing element. In one embodiment, the VR controller is integrated onto the same IC as the processing element. | 06-03-2010 |
Gregory N. Burton, Camas, OR US
| Patent application number | Description | Published |
|---|---|---|
| 20090033695 | Printheads - Embodiments of a printhead are disclosed. | 02-05-2009 |
| 20100283818 | ELECTRICALLY CONNECTING ELECTRICALLY ISOLATED PRINTHEAD DIE GROUND NETWORKS AT FLEXIBLE CIRCUIT - A printhead assembly for an inkjet-printing device includes a printhead die and a flexible circuit connected to the printhead die. The printhead die includes a substrate, a first ground network electrically connected to the substrate, a device layer, and a second ground network electrically connected to the device layer. The first ground network and the second ground network are electrically isolated from one another within the printhead die. The first ground network and the second ground network are electrically connected to one another at the flexible circuit. | 11-11-2010 |
| 20100320608 | Semiconductor Substrate Contact VIA - Edges of a first conductive layer ( | 12-23-2010 |