Brech
Bradley L. Brech, Rochester, MN US
Patent application number | Description | Published |
---|---|---|
20130085611 | UNIFIED AND FLEXIBLE CONTROL OF MULTIPLE DATA CENTER COOLING MECHANISMS - Techniques are described for controlling the climate in a data center. Using the input of an administrator, multiple desired attributes of a data center (e.g., temperature, energy consumption, costs, or system performance) may be balanced using a utility function that maximizes the utility of the computing systems in the data center according to the administrator's preferences. Additionally, a cooling model is generated that represents the affect of a control parameter (e.g., the fan speed of a CRAC) on the desire attributes of the data center. The cooling model may then be substituted into the utility function to replace the desired attributes. Using this new utility function, the control parameters may be varied such that the maximum utility is achieved. | 04-04-2013 |
Helmut Brech, Mintraching DE
Patent application number | Description | Published |
---|---|---|
20110309872 | Voltage Spike Protection for Power DMOS Devices - A power device includes a power transistor, a capacitor with a first plate coupled to a ground node and a second plate separated from the first plate by an insulator, a first plurality of wires coupling a drain node of the power transistor to the second plate of the capacitor, a second plurality of wires coupling the second plate of the capacitor to a DC supply node, and a voltage clamping device coupled in parallel with the capacitor. The voltage clamping device is operable to limit the voltage at the second plate of the capacitor to a value below a breakdown voltage of the power transistor. | 12-22-2011 |
Helmut Brech, Lappersdorf DE
Patent application number | Description | Published |
---|---|---|
20130313653 | MOS Transistor with Multi-finger Gate Electrode - A field effect transistor is described. In accordance with the one example, the transistor includes a semiconductor substrate, a gate pad for receiving a gate signal, a number of transistor cells integrated in the substrate, wherein each transistor cell has at least one gate electrode. The transistor further includes a number of gate runners for distributing the gate signal to the gate electrodes of the transistor cells. Each individual gate runner is electrically coupled to the gate pad via a respective gate resistor having a defined resistance. | 11-28-2013 |
20140042537 | Semiconductor Device and Method of Making the Same - A semiconductor device includes a drift region in a first region of a semiconductor body. The drift region includes dopants of a first conductivity type. A dopant retarding region is formed at least adjacent an edge of the drift region. Dopants of a second conductivity type are implanted into the semiconductor body. The semiconductor body is annealed to form a body region so that dopants of the second conductivity type are driven into the semiconductor body at a first diffusion rate. The dopant retarding region prevents the dopants from diffusing into the drift region at the first diffusion rate. | 02-13-2014 |
20140239411 | Through Vias and Methods of Formation Thereof - In accordance with an embodiment of the present invention, a semiconductor chip includes a device region disposed in or over a substrate, a doped region disposed in the device region, and a through via disposed in the substrate. The through via extends through the doped region. | 08-28-2014 |
20150035171 | Segmented Bond Pads and Methods of Fabrication Thereof - In accordance with an embodiment of the present invention, a semiconductor device includes a first bond pad disposed at a first side of a substrate. The first bond pad includes a first plurality of pad segments. At least one pad segment of the first plurality of pad segments is electrically isolated from the remaining pad segments of the first plurality of pad segments. | 02-05-2015 |
Michael Brech, Christchurch NZ
Patent application number | Description | Published |
---|---|---|
20150031600 | DESIGNED BIOSURFACTANTS, THEIR MANUFACTURE, PURIFICATION AND USE - The present invention relates to designed polypeptide biosurfactants that may be prepared by recombinant technology in commercially useful amounts and purified by simple non-chromatographic methods. The designed polypeptide biosurfactants comprise at least one stimuli-responsive amino acid residue or at least one glutamine or asparagine residue and may be useful in modulating the stability of a foam, alone or in combination with an α-helical peptide. The designed polypeptide biosurfactant may be useful in the formation and collapse of foams in foods, beverages, pharmaceuticals, personal care products, cosmetics, cleaning products, mineral recovery, bioremediation, oil recovery and laundry products. The designed biosurfactants may also be useful in recombinant production and purification of peptides, polypeptides and proteins. | 01-29-2015 |