Inventors list

Assignees list

Classification tree browser

Top 100 Inventors

Top 100 Assignees


Bornstein, US

David H. Bornstein, New York, NY US

Patent application numberDescriptionPublished
20110295887SYSTEM AND METHOD FOR PROVIDING A SEARCHABLE DATABASE OF SURGICAL INFORMATION - Systems and methods of creating, managing, and using a database, comprising surgical data may involve receiving input signals from a plurality of surgical data sources, the input signals being representative of surgical data associated with a plurality of patients, storing the surgical data in the database, and sending one or more output signals to one or more authorized users in response to one or more queries, the output signals being representative of one or more portions of the surgical data. Among other uses, the systems and methods may be used to improve the performance of surgical procedures, rate surgeons, train surgeons, and establish insurance rates for surgeons and patients.12-01-2011

Eric Bornstein, Brooklyn, NY US

Patent application numberDescriptionPublished
20120116484OPTICAL METHOD AND DEVICE FOR MODULATION OF BIOCHEMICAL PROCESSES IN ADIPOSE TISSUE - Optical methods and devices are provided for the reduction of the lipid content of adipocytes without significant heat or intolerable adverse effect on the cells and their surrounding tissues. The optical method and device can be used to irradiate adipose tissue through the skin with non-thermal and non-destructive effects by application of near infrared (NIR) irradiation at selected wave bands in selected ranges to affect modulation of innate enzymatic processes involved in lipolysis, lipogenesis, leptin secretion, adiponectin secretion, and/or glucose absorption.05-10-2012

Jon Bornstein, Cupertino, CA US

Patent application numberDescriptionPublished
20090026441Continuous plane of thin-film materials for a two-terminal cross-point memory - A structure for a memory device including a plurality of substantially planar thin-film layers or a plurality of conformal thin-film layers is disclosed. The thin-film layers form a memory element that is electrically in series with first and second cladded conductors and operative to store data as a plurality of conductivity profiles. A select voltage applied across the first and second cladded conductors is operative to perform data operations on the memory device. The memory device may optionally include a non-ohmic device electrically in series with the memory element and the first and second cladded conductors. Fabrication of the memory device does not require the plurality of thin-film layers be etched in order to form the memory element. The memory element can include a CMO layer having a selectively crystallized polycrystalline portion and an amorphous portion. The cladded conductors can include a core material made from copper.01-29-2009
20090026442Continuous plane of thin-film materials for a two-terminal cross-point memory - A structure for a memory device including a plurality of substantially planar thin-film layers or a plurality of conformal thin-film layers is disclosed. The thin-film layers form a memory element that is electrically in series with first and second cladded conductors and operative to store data as a plurality of conductivity profiles. A select voltage applied across the first and second cladded conductors is operative to perform data operations on the memory device. The memory device may optionally include a non-ohmic device electrically in series with the memory element and the first and second cladded conductors. Fabrication of the memory device does not require the plurality of thin-film layers be etched in order to form the memory element. The memory element can include a CMO layer having a selectively crystallized polycrystalline portion and an amorphous portion. The cladded conductors can include a core material made from copper.01-29-2009
20100265762Continuous plane of thin-film materials for a two-terminal cross-point memory - A structure for a memory device including a plurality of substantially planar thin-film layers or a plurality of conformal thin-film layers is disclosed. The thin-film layers form a memory element that is electrically in series with first and second cladded conductors and operative to store data as a plurality of conductivity profiles. A select voltage applied across the first and second cladded conductors is operative to perform data operations on the memory device. The memory device may optionally include anon-ohmic device electrically in series with the memory element and the first and second cladded conductors. Fabrication of the memory device does not require the plurality of thin-film layers be etched in order to form the memory element. The memory element can include a CMO layer having a selectively crystallized polycrystalline portion and an amorphous portion. The cladded conductors can include a core material made from copper.10-21-2010
20110133147Continuous plane of thin-film materials for a two-terminal cross-point memory - A structure for a memory device including a plurality of substantially planar thin-film layers or a plurality of conformal thin-film layers is disclosed. The thin-film layers form a memory element that is electrically in series with first and second cladded conductors and operative to store data as a plurality of conductivity profiles. A select voltage applied across the first and second cladded conductors is operative to perform data operations on the memory device. The memory device may optionally include a non-ohmic device electrically in series with the memory element and the first and second cladded conductors. Fabrication of the memory device does not require the plurality of thin-film layers be etched in order to form the memory element. The memory element can include a CMO layer having a selectively crystallized polycrystalline portion and an amorphous portion. The cladded conductors can include a core material made from copper.06-09-2011
20110155990Continuous plane of thin-film materials for a two-terminal cross-point memory - A structure for a memory device including a plurality of substantially planar thin-film layers or a plurality of conformal thin-film layers is disclosed. The thin-film layers form a memory element that is electrically in series with first and second cladded conductors and operative to store data as a plurality of conductivity profiles. A select voltage applied across the first and second cladded conductors is operative to perform data operations on the memory device. The memory device may optionally include a non-ohmic device electrically in series with the memory element and the first and second cladded conductors. Fabrication of the memory device does not require the plurality of thin-film layers be etched in order to form the memory element. The memory element can include a CMO layer having a selectively crystallized polycrystalline portion and an amorphous portion. The cladded conductors can include a core material made from copper.06-30-2011

Patent applications by Jon Bornstein, Cupertino, CA US

Jonathan Bornstein, Cupertino, CA US

Patent application numberDescriptionPublished
20090029555Multi-Step selective etching for cross-point memory - Multi-step selective etching. Etching an unmasked region associated with each layer of a plurality of layers, the plurality of layers comprising a stack, wherein the unmasked region of each of the plurality of layers is etched while exposed to a temperature, a pressure, a vacuum, using a plurality of etchants, wherein at least one of the plurality of etchants comprises an inert gas and oxygen, wherein the etchant oxidizes the at least one layer that can be oxidized such that the etching stops, the plurality of etchants leaving substantially unaffected a masked region associated with each layer of the plurality of layers, wherein two or more of the plurality of layers comprises a memory stack, and preventing corrosion of at least one of the plurality of layers comprising a conductive metal oxide by supplying oxygen to the stack after etching the unmasked region without breaking the vacuum.01-29-2009
20100155723Memory stack cladding - Examples of memory stack cladding are described, including a memory stack, comprising a first electrode formed on a substrate, a conductive metal oxide layer deposited on the first electrode, a tunnel barrier layer comprising an insulating metal oxide, the tunnel barrier layer being deposited on the conductive metal oxide layer, a second electrode formed on the tunnel barrier layer, a glue layer deposited on the second electrode, a mask layer deposited on the glue layer, and a cladding layer deposited substantially over one or more surfaces of the memory stack, the cladding layer being configured to provide a barrier to prevent one or more hydrogen ions from diffusing through the one or more surfaces of the memory stack. The memory stack may define a two-terminal non-volatile memory cell operative to store data as a plurality of conductivity profiles that can be non-destructively determined by applying a read voltage.06-24-2010
20100155953Conductive oxide electrodes - Conductive oxide electrodes are described, including a bi-layer barrier structure electrically coupled with an adhesion layer, and an electrode layer, wherein the bi-layer barrier structure includes a first barrier layer electrically coupled with the adhesion layer, and a second barrier layer electrically coupled with the first barrier layer and to the electrode layer. The conductive oxide electrodes and their associated layers can be fabricated BEOL above a substrate that includes active circuitry fabricated FEOL and electrically coupled with the conductive oxide electrodes through an interconnect structure that can also be fabricated FEOL. The conductive oxide electrodes can be used to electrically couple a plurality of non-volatile re-writeable memory cells with conductive array lines in a two-terminal cross-point memory array fabricated BEOL over the substrate and its active circuitry, the active circuitry configured to perform data operations on the memory array.06-24-2010
20100159641Memory cell formation using ion implant isolated conductive metal oxide - Memory cell formation using ion implant isolated conductive metal oxide is disclosed, including forming a bottom electrode below unetched conductive metal oxide layer(s), forming the unetched conductive metal oxide layer(s) including depositing at least one layer of a conductive metal oxide (CMO) material (e.g., PrCaMnO06-24-2010
20110204019Method of making a planar electrode - Chemical mechanical polishing (CMP) of thin film materials using a slurry including a surfactant chemical operative to polish high portions of the film being planarized while preventing the polishing of low portions of the film is disclosed. The low portions can be in a step reduction region of a deposited film. The CMP process can be used for form a planar surface upon which subsequent thin-film layers can be deposited, such as an electrically conductive material for an electrode. The subsequently deposited thin-film layers are substantially planar as deposited without having to use CMP. The resulting thin-film layers are planar and have a uniform cross-sectional thickness that can be beneficial for layers of memory material for a memory cell. The processing can be performed back-end-of-the-line (BEOL) on a previously front-end-of-the-line (FEOL) processed substrate (e.g., silicon wafer) and the BEOL process can be used to fabricate two-terminal non-volatile cross-point memory arrays.08-25-2011
20110315943Memory Device Using A Dual Layer Conductive Metal Oxide Structure - Memory cell formation using ion implant isolated conductive metal oxide is disclosed, including forming a bottom electrode below un-etched conductive metal oxide layer(s), forming the un-etched conductive metal oxide layer(s) including depositing at least one layer of a conductive metal oxide (CMO) material (e.g., PrCaMnO12-29-2011
20110315948Memory Device Using Ion Implant Isolated Conductive Metal Oxide - Memory cell formation using ion implant isolated conductive metal oxide is disclosed, including forming a bottom electrode below unetched conductive metal oxide layer(s), forming the unetched conductive metal oxide layer(s) including depositing at least one layer of a conductive metal oxide (CMO) material (e.g., PrCaMnO12-29-2011

Patent applications by Jonathan Bornstein, Cupertino, CA US

Michael Bornstein, Richmond, TX US

Patent application numberDescriptionPublished
20110207768PHARMACEUTICAL COMBINATION OF ANTIBACTERIAL AND ANTIFUNGAL CREAM - A method for the emperic treatment of an intertrigal skin infection potentially caused by a gram-positive bacteria in a human patient that includes a topical administration to the patient of a pharmaceutical formulation comprising a bactericidal amount of a Gram-positive bactericide and an antimycotic amount of an antifungal component suspended in a skin-barrier carrier.08-25-2011

Norman Bornstein, Simsbury, CT US

Patent application numberDescriptionPublished
20090250442JOINING OF DIFFICULT-TO-WELD MATERIALS - The present invention discloses a process for joining materials. The process can include providing a first component with a first joint face and a second component with a second joint face. The first component, second component, and bonding layer can be assembled such that the first joint face is oppositely disposed from the second joint face with the bonding layer located at least partially therebetween. Heat can be applied to the first joint face and the second joint face with the bonding layer therebetween. In this manner, wetting and possibly slight dissolving of the first joint face and the second joint face can be afforded, with at least part of the bonding layer being vaporized. In addition, the first joint face can come into intimate contact with the second joint face and form a bond interface, with the first component being bonded to the second component across the bond interface.10-08-2009

William Bornstein, Hopewell Junction, NY US

Patent application numberDescriptionPublished
20090119440SELF-CONFIGURING BUS FOR CONNECTING ELECTRONIC DEVICES - A design structure for an apparatus for connecting electronic devices having a flexible cable bus housing containing a plurality of same or different communication and power channels extending along a length thereof and a plurality of bus ports at different locations along the bus housing length. Each bus port is capable of being operatively connected to one of the communication or power channels. There is further included a plurality of device connectors adapted to connect to a bus port at one end thereof and to a discrete device at another end thereof. Each connector at the device end has a different plug conforming to one of the communication or power channels. There is preferably further included a switch for connecting each bus port to the communication or power channel conforming to the device end plug when a device connector is connected to the bus port on the bus housing.05-07-2009

William Bornstein, Stormville, NY US

Patent application numberDescriptionPublished
20090102953PERFORMANCE DIGITAL IMAGE SENSING - Systems and media to capture a digital image are disclosed. Embodiments include hardware and/or software for taking multiple color data readings with a series of sensing elements in one collecting location during a single exposure, associating the collecting location with a pixel, and calculating a color value for the pixel based on the multiple color data readings. The hardware or software may also direct light successively to the sensing elements of the series of sensing elements within one exposure via reflective optics, and may determine that a sensing element of the series of sensing elements is defective. The hardware or software may redirect light to align a non-defective sensing element of the series of sensing elements with the collecting location. The non-defective sensing element and the defective sensing element may be associated with the same color.04-23-2009

Patent applications by William Bornstein, Stormville, NY US