Bodily
Brandon Hendrickson Bodily, Broadview Heights, OH US
Patent application number | Description | Published |
---|---|---|
20150013144 | METHODS FOR PRODUCING FORGED PRODUCTS AND OTHER WORKED PRODUCTS - Methods for producing forged products and other worked products are disclosed. In one embodiment, a method comprises using additive manufacturing to produce a metal shaped-preform and, after the using step, forging the metal shaped-preform into a final forged product. The final forged product may optionally be annealed. | 01-15-2015 |
Chris H. Bodily, Syracuse, UT US
Patent application number | Description | Published |
---|---|---|
20080200345 | HIGH THROUGHPUT METHOD TO IDENTIFY LIGANDS FOR CELL ATTACHMENT - A high throughput method is provided for identifying agents capable of producing a desired biological response in whole cells. The method includes the steps of providing receptacles having a culture surface; placing different mixtures of single agents into selective ones of the receptacles according to a statistical design; and immobilizing the mixtures of single agents to the culture surface. The method further includes contacting the immobilized agents with the whole cells; and acquiring data which is indicative of a desired biological response in the contacted cells. The method also includes using statistical modeling of the acquired data to determine which mixtures of single agents and/or which single agents in these mixtures are effective in producing the desired biological response in the contacted cells. | 08-21-2008 |
Gary Bodily, Logan, UT US
Patent application number | Description | Published |
---|---|---|
20120154790 | APPARATUS, SYSTEM, AND METHOD FOR DETECTING CHEMICALS - An apparatus, system, and method for detecting chemicals utilizes a mechanism for dividing light from a target volume into different frequency bands and directing these bands onto a pixel array. The entire pixel array is then read out at essentially the same time. Dividing and applying the ranges of frequencies to the pixels in this way facilitates decoupling spectral information from the data signals and determining a spectral range signature without aliasing. Analysis of the spectral range signature and other spectral information including comparison to a database enables identification of chemical(s) in a target volume. The system and apparatus may include a chemical detector having a light collector, a diffraction grating, a focal plane array of pixels, and a controller. A light generator and a high frequency microphone for receiving a photoacoustic response may be utilized to determine a location of a material in the target volume. | 06-21-2012 |
Gary R. Bodily, North Logan, UT US
Patent application number | Description | Published |
---|---|---|
20110011158 | SYSTEMS AND METHODS FOR CHEMICAL SAMPLING IN PARTICULATE LADEN GASEOUS ENVIRONMENTS - Chemical sampling systems and methods that can inexpensively and efficiently provide accurate chemical sampling in dusty environments are disclosed. The system can include a chemical detector, an elastomeric membrane, and a support structure for the elastomeric membrane. The gas chromatograph can have a sample inlet through which chemicals from the gaseous environment can enter the gas chromatograph. The sample inlet can be covered with the elastomeric membrane, the elastomeric membrane being configured to extract chemicals from the gaseous environment while excluding dust and other particles from passing into the gas chromatograph. The support structure can be disposed between the elastomeric membrane and the sample inlet and can provide mechanical support to the elastomeric membrane. | 01-20-2011 |
Jed W. Bodily, North Salt Lake, UT US
Patent application number | Description | Published |
---|---|---|
20110011158 | SYSTEMS AND METHODS FOR CHEMICAL SAMPLING IN PARTICULATE LADEN GASEOUS ENVIRONMENTS - Chemical sampling systems and methods that can inexpensively and efficiently provide accurate chemical sampling in dusty environments are disclosed. The system can include a chemical detector, an elastomeric membrane, and a support structure for the elastomeric membrane. The gas chromatograph can have a sample inlet through which chemicals from the gaseous environment can enter the gas chromatograph. The sample inlet can be covered with the elastomeric membrane, the elastomeric membrane being configured to extract chemicals from the gaseous environment while excluding dust and other particles from passing into the gas chromatograph. The support structure can be disposed between the elastomeric membrane and the sample inlet and can provide mechanical support to the elastomeric membrane. | 01-20-2011 |
Jerry B. Bodily, Denver, CO US
Patent application number | Description | Published |
---|---|---|
20080265590 | DOOR STRIKE AND INSTALLATION METHOD - A door strike construction and installation method is provided for aid in locating and installing a door strike in a door frame. The door strike of the present invention comprises a strike plate for coupling to a door frame, an opening in the strike plate adapted for receiving a door latch bolt, a dust box coupled to the strike plate at a boundary or perimeter of the opening and adapted to receive the door latch bolt, and one or more center point apertures formed on a generally flat, innermost portion of the dust box and positioned to provide center points for marking one or more positions for drilling into the door frame to provide a space for receiving the dust box and installing the dust box in the door frame. | 10-30-2008 |
20090071204 | DEADBOLT LOCK ASSEMBLY - A lock assembly for use with a bolt movable from a retracted position to an extended position. The lock assembly includes an exterior assembly and an interior assembly having an interior actuator manually operable to move the bolt between the retracted position and the extended position. The exterior assembly includes an exterior actuator manually operable to cause the bolt to move from the retracted position to the extended position and inoperable to move the bolt from the extended position to the retracted position. | 03-19-2009 |
Kale D. Bodily, Oronoco, MN US
Patent application number | Description | Published |
---|---|---|
20110196238 | System and Method for Fetal Heart Monitoring Using Ultrasound - An ultrasound adapter system for performing ultrasound scanning on a target area of a subject over an extended period of time includes a flexible membrane formed to define an interior enclosure and an exterior. The system also includes an ultrasound gel arranged in the interior of the flexible membrane and at least one opening formed in the flexible membrane to provide access to the interior and restricted from allowing the ultrasound gel to pass through the at least one opening. The system further includes a mounting system attached to the exterior of the flexible membrane proximate to the at least one opening. The mounting system includes a mounting adapter substantially surrounding the at least one opening and a set of adapters extending from the ring and configured to engage an ultrasound probe extending through the ring and the at least one opening and into the ultrasound gel and hold the ultrasound in a substantially fixed position in the ultrasound gel relative to the mounting system. | 08-11-2011 |
Kevin J. Bodily, Glendale, AZ US
Patent application number | Description | Published |
---|---|---|
20120096453 | Software Package Management Mechanism - A computer system disclosed. The computer system includes a processing unit, a computer-readable medium coupled to the processing unit, a Windows operating system executed from the computer-readable medium and an Extension PacKage (EPK) file stored on the computer-readable medium. The EPK file includes one or more software package files and a version file having metadata information to enable installation of the one or more software package files. The computer system also includes a package manager, executed from the computer-readable medium by the processing unit, to install the one or more software package files for operation on the Windows operating system. | 04-19-2012 |
Melvin D. Bodily, Boise, ID US
Patent application number | Description | Published |
---|---|---|
20090013229 | BUILT-IN SELF-TEST USING EMBEDDED MEMORY AND PROCESSOR IN AN APPLICATION SPECIFIC INTEGRATED CIRCUIT - A test method for an ASIC uses an embedded processor in the ASIC to execute test routines from an embedded memory or an external memory. During ASIC production, the test routines can comprehensively test of the blocks of the ASIC without a complicated test pattern from test equipment. The test routines can also perform power-up tests in systems or end products containing the ASIC. Test selection, activation, and result output can be implement using a few terminals of the ASIC. | 01-08-2009 |
20110138241 | BUILT-IN SELF-TEST USING EMBEDDED MEMORY AND PROCESSOR IN AN APPLICATION SPECIFIC INTEGRATED CIRCUIT - A test method for an ASIC uses an embedded processor in the ASIC to execute test routines from an embedded memory or an external memory. During ASIC production, the test routines can comprehensively test of the blocks of the ASIC without a complicated test pattern from test equipment. The test routines can also perform power-up tests in systems or end products containing the ASIC. Test selection, activation, and result output can be implement using a few terminals of the ASIC. | 06-09-2011 |
20120036396 | Built-in-Self-Test Using Embedded Memory and Processor in an Application Specific Integrated Circuit - A test method for an ASIC uses an embedded processor in the ASIC to execute test routines from an embedded memory or an external memory. During ASIC production, the test routines can comprehensively test of the blocks of the ASIC without a complicated test pattern from test equipment. The test routines can also perform power-up tests in systems or end products containing the ASIC. Test selection, activation, and result output can be implement using a few terminals of the ASIC. | 02-09-2012 |
20130080835 | BUILT-IN-SELF-TEST USING EMBEDDED MEMORY AND PROCESSOR IN AN APPLICATION SPECIFIC INTERGRATED CIRCUIT - A test method for an ASIC uses an embedded processor in the ASIC to execute test routines from an embedded memory or an external memory. During ASIC production, the test routines can comprehensively test of the blocks of the ASIC without a complicated test pattern from test equipment. The test routines can also perform power-up tests in systems or end products containing the ASIC. Test selection, activation, and result output can be implement using a few terminals of the ASIC. | 03-28-2013 |
20140068333 | BUILT-IN-SELF-TEST USING EMBEDDED MEMORY AND PROCESSOR IN AN APPLICATION SPECIFIC INTERGRATED CIRCUIT - A test method for an ASIC uses an embedded processor in the ASIC to execute test routines from an embedded memory or an external memory. During ASIC production, the test routines can comprehensively test of the blocks of the ASIC without a complicated test pattern from test equipment. The test routines can also perform power-up tests in systems or end products containing the ASIC. Test selection, activation, and result output can be implemented using a few terminals of the ASIC. | 03-06-2014 |
Steven Bodily, Boise, ID US
Patent application number | Description | Published |
---|---|---|
20120044028 | ADAPTIVE ON DIE DECOUPLING DEVICES AND METHODS - Semiconductor dies and methods are described, such as those including a first capacitive pathway having a first effective series resistance (ESR) and a second capacitive pathway having an adjustable ESR. One such device provides for optimizing the semiconductor die for different operating conditions such as operating frequency. As a result, semiconductor dies can be manufactured in a single configuration for several different operating frequencies, and each die can be tuned to reduce (e.g. minimize) supply noise, such as by varying the ESR or the capacitance of at least one of the pathways. | 02-23-2012 |
20140125424 | ADAPTIVE ON DIE DECOUPLING DEVICES AND METHODS - Semiconductor dies and methods are described, such as those including a first capacitive pathway having a first effective series resistance (ESR) and a second capacitive pathway having an adjustable ESR. One such device provides for optimizing the semiconductor die for different operating conditions such as operating frequency. As a result, semiconductor dies can be manufactured in a single configuration for several different operating frequencies, and each die can be tuned to reduce (e.g. minimize) supply noise, such as by varying the ESR or the capacitance of at least one of the pathways. | 05-08-2014 |
Steven M. Bodily, Boise, ID US
Patent application number | Description | Published |
---|---|---|
20150078108 | DATA SHIFTING VIA A NUMBER OF ISOLATION DEVICES - The present disclosure includes apparatuses and methods related to data shifting. An example apparatus comprises a first memory cell coupled to a first sense line of an array, a first isolation device located between the first memory cell and first sensing circuitry corresponding thereto, and a second isolation device located between the first memory cell and second sensing circuitry corresponding to a second sense line. The first and the second isolation devices are operated to shift data in the array without transferring the data via an input/output line of the array. | 03-19-2015 |
Thomas Knight Bodily, Salt Lake City, UT US
Patent application number | Description | Published |
---|---|---|
20140051155 | THERMAL CYCLER APPARATUS AND RELATED METHODS - An apparatus for thermal cycling can transfer heat uniformly and efficiently. The apparatus can be used in a method that reduces condensation on sample wells. The apparatus can also be manufactured to provide uniform configurations. For example, a sample, illustratively for polymerase chain reaction (PCR), in each sample well and the components of the embodiment of the thermal cycler apparatus shown at including a well block, a base plate, a layer of adhesive, a peltier device, another layer of adhesive and a heat sink | 02-20-2014 |