Inventors list

Assignees list

Classification tree browser

Top 100 Inventors

Top 100 Assignees

Balluchi

Daniele Balluchi, Vimercate IT

Patent application number	Description	Published
20100306446	METHOD AND DEVICES FOR CONTROLLING POWER LOSS - Described herein are methods and devices for controlling power loss. For one embodiment, a method includes issuing a controlled power off command with a controller. The method includes determining whether a memory device is performing a background operation. The method includes safely suspending the background operation or completing the background operation if the memory device is performing the background operation. The method includes safely removing a supply power.	12-02-2010

Daniele Balluchi US

Patent application number	Description	Published
20100157718	Configurable Latching for Asynchronous Memories - A memory, such as a flash memory, may receive a configuration bit from a memory controller to set the memory in one of two selectable modes. Thus, based on the way the memory controller operates, it can adapt the operation of the memory to suit the memory controller's techniques for entering synchronous burst read mode. In some embodiments, the bit may selectively enable the memory to assume one of two synchronous burst read modes which are based on different arrangements of CLK and ADV# signals.	06-24-2010

Daniele Balluchi, Vimercate(mi) IT

Patent application number	Description	Published
20080263302	Non-volatile memory circuit, system, and method - A non volatile memory device includes a first buffer register configured to receive and store the data to be stored into the memory device provided via a memory bus. A command window is activatable for interposing itself for access to a memory matrix between the first buffer element and the memory matrix. The command window includes a second buffer element that stores data stored in or to be stored into a group of memory elements. A first data transfer means executes a first transfer of the data stored in the second buffer register into the first buffer register during a first phase of a data write operation started by the reception of a first command. A second data transfer means receives the data provided by the memory bus and modifies, based on the received data, the data stored in the first buffer register during a second phase of the data write operation started by the reception of a second command. The first transfer means execute a second transfer of the modified data stored in the first buffer register into the second buffer register during a third phase of the data write operation. The second transfer is executed in response to the reception of a signal received by the memory bus together with the second command.	10-23-2008

Daniele Balluchi, Vimercate (mb) IT

Patent application number	Description	Published
20110271038	INDEXED REGISTER ACCESS FOR MEMORY DEVICE - Example embodiments of a non-volatile memory device may comprise receiving an index value at one or more input terminals of a memory device and storing the index value in a first register of the memory device. The first register may be implemented in a first clock domain, and the index value may identify a second register of the memory device implemented in a second clock domain.	11-03-2011

Daniele Balluchi, Milano IT

Patent application number	Description	Published
20120033519	TEMPERATURE ALERT AND LOW RATE REFRESH FOR A NON-VOLATILE MEMORY - A method and apparatus are described for measuring a temperature within a non-volatile memory, storing, in a register within the non-volatile memory, a temperature alert comprising one or more bits indicating the non-volatile memory has exceeded a threshold temperature for a period of time, determining, by a host, that the temperature alert is active, and in response to the determination that the temperature alert is active, refreshing at least a portion of the non-volatile memory.	02-09-2012