Inventors list

Assignees list

Classification tree browser

Top 100 Inventors

Top 100 Assignees


Balajee

Balajee Ramakrishnananda, Coimbatore IN

Patent application numberDescriptionPublished
20100081120AUTOMATED QUIZ GENERATION SYSTEM - In one embodiment, an apparatus may receive metadata that is associated with content. The metadata includes event descriptors that describe events included in the content. The apparatus may generate a question based on at least one of the event descriptors.04-01-2010

Balajee Vamanan, Bangalore IN

Patent application numberDescriptionPublished
20100153661PROCESSING OF READ REQUESTS IN A MEMORY CONTROLLER USING PRE-FETCH MECHANISM - A memory controller provided according to an aspect of the present invention includes a predictor block which predicts future read requests after converting the memory address in a prior read request received from the processor to an address space consistent with the implementation of a memory unit. According to another aspect of the present invention, the predicted requests are granted access to a memory unit only when there are no requests pending from processors and the peripherals sending access requests to the memory unit.06-17-2010

Balajee Vamanan, Lafayette IN

Patent application numberDescriptionPublished
20110161713COMMAND LATENCY REDUCTION AND COMMAND BANDWIDTH MAINTENANCE IN A MEMORY CIRCUIT - A method includes operating an arbitration logic of a memory controller at a core clock frequency lower than that of a memory clock frequency. The memory controller is configured to generate a command sequence including a number of commands in accordance with a number of external requests to access the memory. The method also includes parallelizing the number of commands in the command sequence based on a timing requirement for a non-first command in the command sequence defined by a memory-access protocol being satisfied at a rising edge or a falling edge of the core clock relative to a previous command in the command sequence. Further, the method includes ensuring, through the parallelizing, availability of the number of commands in the command sequence to a memory interface operating at the memory clock frequency at a command rate equal to the memory clock frequency.06-30-2011