Inventors list

Assignees list

Classification tree browser

Top 100 Inventors

Top 100 Assignees


Arisaka, JP

Akihiro Arisaka, Tokyo JP

Patent application numberDescriptionPublished
20090131106Terminal, Camera Unit, and Terminal Camera Unit System - A portable terminal selectively includes either a camera unit which has an image pickup section and is formed with an engagement part or a cover unit formed with the same engagement part as the camera unit. An attachment part for engaging with the engagement part is provided in a main body of the portable terminal.05-21-2009

Makoto Arisaka, Naka-Gun JP

Patent application numberDescriptionPublished
20100099938Method for extraction of metals by methyliminobisalkylacetamide - The present invention provides a method for extraction of metals selected from Cr, Mo, Pd, Tc, W, Re, and Pu using a new extractant of methyliminobisalkylacetamide represented by a formula (I):04-22-2010

Naoya Arisaka, Tokyo JP

Patent application numberDescriptionPublished
20100019835SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE - A semiconductor integrated circuit device which substantially reduces drop in a supply voltage generated by a regulator and ensures stable supply of a supply voltage with high efficiency and high accuracy. In the device, a memory power supply includes a plurality of transistors and an error amplifier. In the transistors, source pads and drain pads are alternately arranged in a row along one edge of a semiconductor chip in a peripheral area of the chip. Transistor gates are formed in parallel with the alternately arranged source pads and drain pads (so that the longitudinal direction of the gates is parallel to the direction of the arrangement of the source pads and drain pads). Consequently, the length of wirings coupled to drains and sources is shortened and the sheet resistance is decreased.01-28-2010
20110090001SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE - A semiconductor integrated circuit device which substantially reduces drop in a supply voltage generated by a regulator and ensures stable supply of a supply voltage with high efficiency and high accuracy. In the device, a memory power supply includes a plurality of transistors and an error amplifier. In the transistors, source pads and drain pads are alternately arranged in a row along one edge of a semiconductor chip in a peripheral area of the chip. Transistor gates are formed in parallel with the alternately arranged source pads and drain pads (so that the longitudinal direction of the gates is parallel to the direction of the arrangement of the source pads and drain pads). Consequently, the length of wirings coupled to drains and sources is shortened and the sheet resistance is decreased.04-21-2011

Oomi Arisaka, Kanagawa JP

Patent application numberDescriptionPublished
20090056087Clip - A clip comprises a grommet and a pin, and the grommet has a flange and leg pieces. The flange has a pair of right and left flange bodies, bridges for joining the flange bodies, and an opening portion formed at the center portion thereof. Peripheral walls of the opening portion are formed by the respective end faces of the flange bodies and the bridges, and the right and left peripheral walls formed by the end faces of the flange bodies and the front and rear peripheral walls formed by the end faces of the bridges are offset in a thickness direction, thereby establishing a positional relationship in which the right and left peripheral walls and the front and rear peripheral walls do not intersect to each other.03-05-2009
20100303539Clip - According to embodiments of the present invention, a clip includes: a plate spring member having a leg portion and flange portions; a pin member having a shaft portion and a head portion. The leg portion has: inclined portions outwardly extending from a bent portion; engagement portions inwardly extending from the inclined portions; and abutting portions connected between the inclined portions and the flange portions. The shaft portion has: a proximal-side diameter-expanded portion; and a distal-side diameter-reduced portion. When the plate spring member is assembled with the pin member and flange portions abut a front side circumference of the mounting hole, the diameter-expanded portion abut the abutting portions to expand the leg portion through a further pushing operation of the pin member thereby engaging the engagement portions with a back side circumference of the mounting hole.12-02-2010

Patent applications by Oomi Arisaka, Kanagawa JP

Osamu Arisaka, Kanagawa JP

Patent application numberDescriptionPublished
20090146710Signal generating circuit - A signal generating circuit includes an input stage delay circuit which can switch a state of outputting a reference clock and a state of outputting a signal delaying the reference clock by a first time which is shorter than one cycle of the reference clock, a control section including a gate circuit holding the output of the input stage delay circuit for a second time which is shorter than one cycle of the reference clock from a point at which the output of the input stage delay circuit is changed to output a signal corresponding to the output of the gate circuit, and an output stage delay circuit outputting a signal delaying the output signal of the control section by the second time, in which the input stage delay circuit switches an output state in response to change of the output signal of the control section.06-11-2009

Shinichi Arisaka, Osaka JP

Patent application numberDescriptionPublished
20110027681PRESERVATION ASSEMBLY OF POLYMER ELECTROLYTE FUEL CELL STACK - A preservation assembly of a polymer electrolyte fuel cell stack is provided. The assembly includes an uninstalled polymer electrolyte fuel cell stack and sealing units. The uninstalled polymer electrolyte fuel cell stack is provided with an oxidizing agent passage having an inlet and an outlet and extending through a cathode and a reducing agent passage having an inlet and an outlet and extending through an anode. The sealing units include sealing plugs or containers and are configured to seal the inlet and the outlet of the oxidizing agent passage within which an oxygen concentration has been decreased and to seal the inlet and the outlet of the reducing agent passage within which the oxygen concentration has been decreased. The uninstalled polymer electrolyte fuel cell stack is in a state before an assembled polymer electrolyte fuel cell stack is incorporated into a fuel cell system.02-03-2011
20110207009METHOD OF PRESERVING POLYMER ELECTROLYTE FUEL CELL STACK AND PRESERVATION ASSEMBLY OF POLYMER ELECTROLYTE FUEL CELL STACK - Provided is a method of preserving a PEFC stack, which is capable of controlling degradation of performance of the PEFC stack during a time period that elapses from when the stack is placed in an uninstalled state until it is placed in an installation position and is practically used. Provided is a preservation assembly of the PEFC stack which is capable of sufficiently inhibiting degradation of performance of the PEFC stack particularly during a time period that elapses from when the stack is placed in the uninstalled state until it is placed in the installation position and is practically used. A method of preserving a PEFC stack that is provided with an oxidizing agent passage (08-25-2011

Patent applications by Shinichi Arisaka, Osaka JP

Takeshi Arisaka, Yokohama JP

Patent application numberDescriptionPublished
20120124198METHOD AND MANAGEMENT APPARATUS FOR DETECTING COMMUNICATION APPARATUS COUPLED TO COMMUNICATION NETWORK - A management apparatus stores attribute/protocol management information denoting each attribute/protocol relationship (the corresponding relationship between a communication apparatus attribute and a management protocol that is inferred to be optimum for the communication apparatus that has this communication apparatus attribute). The management apparatus, for each of multiple addresses prior to inputting the credential used to detect the communication apparatus, (A) issues a query that specifies an address, (B) upon receiving a response to this query from the communication apparatus at the address specified in this query, writes, to a storage resource, query result information denoting the corresponding relationship between the address specified in this query and the communication apparatus attribute acquired based on the response, (C) identifies the management protocol corresponding to the communication apparatus attribute denoted by the query result information from the attribute/protocol management information, and (D) decides the optimum management protocol for the address based on the identified management protocol.05-17-2012

Takeshi Arisaka, Kawasaki JP

Patent application numberDescriptionPublished
20090172272Method and a computer for storage area management - A method for storage management is provided which displays the materials on which it is determined which of the thin provisioning volume or the logical unit (LU) is to be used for storage promotion. The method is executed in a computer system having one or more host computers, one or more storage subsystems, and a management computer. The storage subsystem includes a physical disk and a disk controller. The disk controller provides the host computer with the thin provisioning volume. The management computer obtains the allocated capacity from the disk controller and the host-recognized capacity from the host computer. By subtracting the obtained allocated capacity from the host-recognized capacity, the management computer calculates an improved capacity. By dividing the calculated improved capacity by the obtained host-recognized capacity, the management computer calculates an improvement ratio and displays the calculated improvement ratio.07-02-2009

Patent applications by Takeshi Arisaka, Kawasaki JP

Toshiyuki Arisaka, Annaka-Shi JP

Patent application numberDescriptionPublished
20090033794VIDEO SIGNAL PROCESSING APPARATUS AND METHOD, AND TELEVISION BROADCAST RECEIVER - According to one embodiment, a video signal processing apparatus includes a signal processor. The signal processor receives a digital video signal transmitted in a format conforming to a specific digital signal transmission standard to perform signal processing for video display. The signal processor selectively switches signal processing corresponding to a standard colorspace and signal processing exceeding the standard colorspace. A message is displayed such that a received digital video signal corresponds to a colorspace exceeding the standard colorspace, and the signal processor is set to a function of performing signal processing corresponding to the standard colorspace.02-05-2009
20100053436Video Display Apparatus and Video Display Method - According to an aspect of the present invention, there is provided a video display apparatus including: a video display unit that sets a plurality of sub-screens and displays a plurality of videos respectively on the sub-screens; a trimming unit that performs a trimming process on each of the sub-screens; and a storage unit that stores a trimming information indicating that the trimming process is to be performed on each of the sub-screens.03-04-2010

Patent applications by Toshiyuki Arisaka, Annaka-Shi JP

Yoshikazu Arisaka, Kawasaki JP

Patent application numberDescriptionPublished
20080227226Semiconductor substrate, manufacturing method of a semiconductor device and testing method of a semiconductor device - A semiconductor substrate eliminates a restriction caused by a width of scribe lines so as to increase a number of semiconductor elements formed on the semiconductor substrate. A plurality of semiconductor element areas are formed by forming a plurality of unit exposed and printed areas, each of which contains the semiconductor element areas. A first scribe line extends between the semiconductor element areas formed within the unit exposed and printed area. A second scribe line extends between the unit exposed and printed areas. A width of the first scribe line is different from a width of the second scribe line.09-18-2008

Patent applications by Yoshikazu Arisaka, Kawasaki JP

Yuichi Arisaka, Miyagi JP

Patent application numberDescriptionPublished
20100028570TRANSFER SHEET AND METHOD FOR FORMING THE SAME - A transfer sheet includes a supporting substrate, a photothermal conversion layer disposed on the supporting substrate, and a passive layer disposed on the photothermal conversion layer.02-04-2010
20100142185LIGHT EMITTING DEVICE AND DISPLAY DEVICE - A light emitting device having high light extraction efficiency and a display device having the same are provided. The light emitting device includes a light-emitting element having, on a substrate, a first electrode, a light-emitting layer, and a second electrode in order from the substrate side. The substrate has a first three-dimensional structure including a plurality of projections in nano order on the surface on the first electrode side. At least the first electrode out of the first electrode, the light-emitting layer, and the second electrode has a second three-dimensional structure modeled on the projections in the first three-dimensional structure on the surface on the side opposite to the substrate one another.06-10-2010
20110073876LIGHT-EMITTING DEVICE AND DISPLAY - A light-emitting device allowed to obtain polarized light without increasing the number of components or the thickness thereof, and a display including the light-emitting device are provided. The light-emitting device includes: a light-emitting element including, on a substrate, a first electrode, a light-emitting layer and a second electrode in order from the substrate. The substrate has, on a surface facing the first electrode, a first concavo-convex structure including a plurality of strip-shaped protrusion sections with a width equal to or smaller than an upper wavelength limit of visible light, and the first electrode, the light-emitting layer and the second electrode each have, on a surface opposite to a surface facing the substrate, a second concavo-convex structure imitating the protrusion sections of the first concavo-convex structure.03-31-2011

Patent applications by Yuichi Arisaka, Miyagi JP