Patent application number | Description | Published |
20080231357 | METHOD AND SYSTEM FOR GAIN CONTROL AND POWER SAVING IN BROADBAND FEEDBACK LOW-NOISE AMPLIFIERS - Methods and systems for gain control and power saving in broadband feedback low-noise amplifiers are disclosed and may include controlling gain, power and/or a noise figure by selectively enabling one or more of a plurality of gain stages by activating one or more of a plurality of pairs of switching transistors. Each of the gain stages may comprise complementary inverter pairs, with the gain of each of the gain stages binary weighted and stored in a lookup table. A feedback resistance coupled across the gain stages may be adjusted, and may comprise a plurality of individually addressable resistors, with the resistance binary weighted and stored in a lookup table. The adjusting of the feedback resistance may comprise switching one or more of a plurality of switching transistors, each connected in parallel with one of the individually addressable resistors, which may shunt one or more of the individually addressable resistors. | 09-25-2008 |
20080238376 | VOLTAGE REGULATOR WITH HIGH VOLTAGE PROTECTION - A method for regulating a voltage in an integrated circuit device includes providing a first regulated output based upon a first voltage input range and subsequently receiving the first regulated output and providing a second regulated output based upon a second voltage input range of the first regulated output. A circuit is further provided that operates accordingly. Additionally, a clipper circuit is provided at the input to protect for over voltage conditions that may results, for example, from a charging battery to cause an output voltage of the battery to substantially exceed ordinary output voltage levels. | 10-02-2008 |
20080284629 | DAC MODULE AND APPLICATIONS THEREOF - A digital to analog conversion (DAC) module includes a digital to analog converter, a sample and hold circuit, and a switch module. The digital to analog converter is coupled to convert a digital signal into an analog signal. The sample and hold circuit is coupled to sample the analog signal to produce a sampled analog signal. The switch module is coupled to provide the analog signal as an output of the DAC module when the DAC module in a first mode and to output the analog signal to the sample and hold circuit when the DAC module in a second mode, wherein the sampled analog signal provides the output of the DAC module in the second mode. | 11-20-2008 |
20090011735 | RF transmitter with stable on-chip PLL - A phase locked loop (PLL) a phase detector, a charge pump, a loop filter, a controlled oscillator, and a feedback divider. The phase detector is coupled to produce a difference signal based on a difference between phase of a reference oscillation and phase of a feedback oscillation. The charge pump is coupled to convert the difference signal into an up-signal or a down signal. The loop filter coupled to filter the up signal or the down signal to produce a control signal. The controlled oscillator is coupled to generate an output oscillation based on the control signal. The feedback divider is coupled to generate the feedback oscillation from the output oscillation based on a divider value. The loop filter includes a first resistor-capacitor circuit and a second resistor-capacitor circuit. The first resistor-capacitor circuit is calibrated using a first calibration technique and the second resistor-capacitor circuit is calibrated using a second calibration technique. | 01-08-2009 |
20090130998 | ARCHITECTURAL TECHNIQUES FOR ENVELOPE AND PHASE SIGNAL ALIGNMENT IN RF POLAR TRANSMITTERS USING POWER AMPLIFIER FEEDBACK - In an envelope comparison embodiment, a delay calibrator produces a delay signal based on a comparison of a feedback signal and an envelope component of the transmitted signal. A down-converter produces the feedback signal from an outgoing modulated RF signal based on at least one local oscillation. Envelope detectors in the delay calibrator and the envelope signal path are operably coupled to a summing node that produces a delay error signal based on a temporal difference between the two envelopes. One embodiment includes phase detectors to detect and adjust the zero crossings of the feedback signal and the envelope signal path. As the delay mismatch between the envelope signal path and the phase signal path increases, the power spectrum increases in adjacent communication channels. A mask margin measurement technique measures the power level in an adjacent channel and adjusts the envelope path delay accordingly. | 05-21-2009 |
20090143027 | GAIN-CONTROL METHODS OF TRANSMITTER MODULATORS - An apparatus comprising a plurality of switchable full step mixer unit cells, wherein each switchable full step unit cell is configured to, when the full step transceiver mixer unit cell is turned on, increase the gain experienced by an electronic signal by a full step increment, and wherein the step increment is substantially constant regardless of temperature; and at least one switchable partial step mixer unit cell configured to, when the partial step transceiver mixer unit is turned on, increase the gain experienced by the electronic signal by a predetermined step increment less than that of a full step, and wherein the partial step increment is substantially constant regardless of temperature | 06-04-2009 |
20090163157 | CONFIGURABLE TRANSMITTER - According to an example embodiment, an apparatus may be provided that is configurable to operate in either a separate power amplifier configuration or a combined power amplifier configuration. | 06-25-2009 |
20090167378 | Method and System for Providing a Power-On Reset Pulse - Provided are a method and system for providing a power-on reset pulse. The system includes a level detector configured to receive an input signal and produce, at least indirectly, a reset signal when the input signal reaches a predetermined level. The system also includes a counter having counting characteristics and configured to receive the reset signal and a clock signal. The counter produces a delayed signal in accordance with the counting characteristics, the clock signal, and the received reset signal. | 07-02-2009 |
20090168863 | POLAR TRANSMITTER WITH DIGITAL AND ANALOG FILTERING OF ENVELOPE - A calibration circuit measures the variation in a filter resistor within the analog domain of the envelope path of a polar transmitter and produces a digital value representative of that variation. A digital processor determines a digital control signal from the digital value that is used to compensate, in the digital domain of the envelope path, for the variation in the filter resistor in the analog domain. | 07-02-2009 |
20090189687 | MULTI-MODE RECONSTRUCTION FILTER - A circuit (e.g., a reconstruction filtering circuit) may include a single operational amplifier (op-amp) that is arranged to receive a voltage input and that is arranged to have a biasing of constant g | 07-30-2009 |
20090251210 | Method And System For Gain Control And Power Saving In Broadband Feedback Low-Noise Amplifiers - Methods and systems for gain control and power saving in broadband feedback low-noise amplifiers are disclosed and may include selectively enabling one or more of a subset and all of plurality of gain stages in the low noise amplifier. A feedback resistance coupled across the plurality of gain stages may be adjusted. A gain of each of the plurality of gain stages may be binary weighted. One or more pairs of switching transistors may selectively enable the one or more of the plurality of gain stages. The feedback resistance may include a plurality of individually addressable resistors. The adjustment of the feedback resistance may include switching one or more of a plurality of switching transistors, where one of the plurality of transistors may be connected in parallel with each of the individually addressable resistors. The gain stages may be controlled in parallel, and/or may be digitally controlled. | 10-08-2009 |
20090315625 | METHOD AND SYSTEM FOR PROCESSING SIGNALS VIA AN INTEGRATED LOW NOISE AMPLIFIER HAVING CONFIGURABLE INPUT SIGNALING MODE - Aspects of a method and system for processing signals via an integrated low noise amplifier having a configurable input signaling mode are provided. For an unbalanced input signal, a first input terminal of the LNA may be communicatively coupled to ground via an inductance and a bias point of the LNA may be communicatively coupled to a first bias voltage. For a balanced input signal, the first input terminal of the LNA may be communicatively coupled to the balanced signal and the bias point may be communicatively coupled to a second bias voltage. The LNA may comprise a center-tapped differential inductor which may be coupled to an output terminal of the LNA and may enable the LNA to output differential signals regardless of the input signaling mode. In various embodiments of the invention, the LNA may be utilized to amplify GNSS signals such as GPS signals. | 12-24-2009 |
20090315771 | METHOD AND SYSTEM FOR CLOCK SYNCHRONIZATION IN A GLOBAL NAVIGATION SATELLITE SYSTEM (GNSS) RECEIVER - Aspects of a method and system for clock synchronization in a GNSS receiver are provided. In this regard, generation of a clock signal in a GNSS receiver may be disabled during a first time interval and enabled during a second time interval, wherein a counter utilized to generate the clock signal may be initialized to a known value during the first time interval via a reset signal synchronized to a reference signal. The reference signal may be generated by a temperature compensated crystal oscillator. Additionally, a counter may be incremented on each active edge of the reference signal that occurs during the first time interval and the value stored in the timer may be utilized to correct time in the GNSS receiver after the first time interval. In this regard, the value stored in the timer may be added to the time at which the first interval began. | 12-24-2009 |
20090316849 | METHOD AND SYSTEM FOR RF SIGNAL GENERATION UTILIZING A SYNCHRONOUS MULTI-MODULUS DIVIDER - Aspects of a method and system for RF signal generation utilizing a synchronous multi-modulus divider are provided. In this regard, a feedback signal of a PLL may be generated by clocking a counter with an RF signal output by the PLL and toggling the feedback signal each time a determined value of the counter is reached. Moreover, updates of each register in the counter and transitions of the feedback signal may be synchronous with the RF signal output by the PLL. The PLL may be part of a cellular transmitter and/or receiver which may communicate over an EDGE network. A counting sequence of the counter may be determined, at least in part, by an output of a εΣ modulator. In this regard, a first counting sequence may be utilized when an output of the ΔΣ modulator may be asserted and a second counting sequence may be utilized when the output of ΔΣ modulator may be de-asserted. | 12-24-2009 |
20100135434 | RF TRANSMITTER WITH STABLE ON-CHIP PLL - A phase locked loop (PLL) a phase detector, a charge pump, a loop filter, a controlled oscillator, and a feedback divider. The phase detector is coupled to produce a difference signal based on a difference between phase of a reference oscillation and phase of a feedback oscillation. The charge pump is coupled to convert the difference signal into an up-signal or a down signal. The loop filter coupled to filter the up signal or the down signal to produce a control signal. The controlled oscillator is coupled to generate an output oscillation based on the control signal. The feedback divider is coupled to generate the feedback oscillation from the output oscillation based on a divider value. The loop filter includes a first resistor-capacitor circuit and a second resistor-capacitor circuit. The first resistor-capacitor circuit is calibrated using a first calibration technique and the second resistor-capacitor circuit is calibrated using a second calibration technique. | 06-03-2010 |
20100182089 | METHOD AND SYSTEM FOR PROCESSING SIGNALS VIA AN INTEGRATED LOW NOISE AMPLIFIER HAVING CONFIGURABLE INPUT SIGNALING MODE - Aspects of a method and system for processing signals via an integrated low noise amplifier having a configurable input signaling mode are provided. In this regard, one or more circuits comprising an integrated amplifier may be configurable such that, in a first configuration, the one or more circuits are operable to handle a differential input signal, and, in a second mode of operation, the one or more circuits are operable to handle a single-ended input signal. The one or more circuits may output a differential signal when handling a differential input signal and when handling a single-ended input signal. In some instances, whether the one or more circuits are operable to handle a differential input signal or a single-ended input signal may determined by an inductance of a bond wire coupling the integrated amplifier to an integrated circuit package. | 07-22-2010 |
20100240328 | RF TRANSMITTER FRONT-END AND APPLICATIONS THEREOF - A radio frequency (RF) transmitter front-end includes a digital to analog conversion module and a power amplifier module. The digital to analog conversion module is coupled to convert amplitude information into analog amplitude adjust signals when a first mode is active and is coupled to convert power level information into analog power level signals when a second mode is active. The power amplifier module is coupled to amplify first phase modulated RF signals in accordance with the analog amplitude adjust signals to produce first outbound RF signals when the first mode is active and is coupled to amplify second phase modulated RF signals in accordance with the analog power level signals to produce second outbound RF signals when the second mode is active. | 09-23-2010 |
20100290562 | Digital Compensation for Nonlinearities in a Polar Transmitter - A polar transmitter includes a digital processor coupled to receive a complex modulated digital signal and a feedback signal produced from the complex modulated digital signal and that is operable to compare the complex modulated digital signal to the feedback signal to determine an error signal indicative of a difference between the complex modulated digital signal and the feedback signal. The digital processor is further operable to produce a correction signal from the error signal and to add the correction signal to the complex modulated digital signal to produce a corrected complex modulated digital signal. | 11-18-2010 |
20100303172 | METHODS AND TECHNIQUES FOR 3G CELLULAR TRANSMITTERS - A transmitter operates in different modulation modes to support both GSM/EDGE and WCDMA cellular telephony applications. The transmitter modulates an outgoing signal to produce a complex modulated signal in a first modulation mode and a constant or variable envelope modulated signal in a second modulation mode. A local oscillation generator and mixer operate to up-convert the complex modulated signal to produce a modulated RF signal in the first modulation mode and to up-convert the phase component of the constant or variable envelope modulated signal to an RF phase signal and mix the RF phase signal with the envelope component thereof to produce the modulated RF signal in the second modulation mode. | 12-02-2010 |
20100330913 | Polar Transmitter Amplifier With Variable Output Power - Various embodiments are disclosed relating to wireless systems, and also relating to transmitter amplifiers, such as, for example, polar transmitter amplifiers with variable output power. According to an example embodiment, a circuit is provided including a plurality of selectable amplifier cells. Each amplifier cell may receive a phase or frequency modulated signal and an amplitude modulated signal. Each amplifier cell may output a signal based upon a combination of the received amplitude modulated signal and the received phase or frequency modulated signal if the amplifier cell is selected. The circuit may provide a variable output current or output power based upon the selection of one or more of the amplifier cells. | 12-30-2010 |
20120071119 | GAIN-CONTROL METHODS OF TRANSMITTER MODULATORS - An apparatus comprising a plurality of switchable full step mixer unit cells, wherein each switchable full step unit cell is configured to, when the full step transceiver mixer unit cell is turned on, increase the gain experienced by an electronic signal by a full step increment, and wherein the step increment is substantially constant regardless of temperature; and at least one switchable partial step mixer unit cell configured to, when the partial step transceiver mixer unit is turned on, increase the gain experienced by the electronic signal by a predetermined step increment less than that of a full step, and wherein the partial step increment is substantially constant regardless of temperature. | 03-22-2012 |
20130252564 | POWER CONTROL TECHNIQUES FOR WIRELESS TRANSMITTERS - Various embodiments are disclosed relating to power control techniques for wireless transmitters. In an example embodiment, an apparatus is provided that may include a digital-to-analog converter (DAC) adapted to convert a digital amplitude signal to an analog amplitude signal during a first transmission mode and adapted to convert a digital power level signal to an analog power level signal during a second transmission mode. | 09-26-2013 |