Inventors list

Assignees list

Classification tree browser

Top 100 Inventors

Top 100 Assignees


Albasini

Alfio Albasini, Riazzino CH

Patent application numberDescriptionPublished
20110028877ORTHOTIC SYSTEM FOR AN ANKLE JOINT - The invention relates to an orthopedic brace system for bracing a joint with a dimensionally stable, flexible base body (02-03-2011
20110137220KNEE-JOINT ORTHOSIS - In a knee-joint orthosis for guiding the patella of a patient during the transition from an extended position to a flexed position of the knee joint and vice versa, with a fastening means (06-09-2011

Guido Albasini, Voghera IT

Patent application numberDescriptionPublished
20090040806Reading circuit and method in a data-storage system - A reading circuit for reading a datum stored in a storage material. In the reading circuit, a generating stage generates a read electrical quantity to be applied to the storage material, and a sensing stage is configured to generate an output electrical quantity that is indicative of a charge variation associated to the datum stored, and that occurs in the storage material due to application of the read electrical quantity; in particular, the sensing stage uses a charge-sensing amplifier electrically connected to the storage material.02-12-2009

Guido Gabriele Albasini, Voghera IT

Patent application numberDescriptionPublished
20080211580LOW NOISE AC DIFFERENTIAL AMPLIFIER WITH REDUCED LOW CORNER FREQUENCY AND CURRENT CONSUMPTION - An integrated amplifier may include a transconductance stage including a differential pair of input transistors of a first type of conductivity, respective resistive loads coupled to said input transistors, and a first bias circuit coupled to the input transistors. The first bias circuit may include a second differential pair of bias transistors having first conduction terminals coupled in common and second conduction terminals coupled to respective conduction terminals of the input transistors. The first bias circuit may also include respective second bias circuits coupled to the bias transistors to enable the input transistors in a conduction state with the input transistors being biased by a same respective bias current that flows through the respective input transistors. The first bias circuit may also include a capacitive network coupled to the bias transistors to define with the input transistors a feedback loop.09-04-2008