| Patent application number | Description | Published |
|---|
| 20100171321 | DOOR LOCK DEVICE FOR VEHICLE - A vehicle door lock device is provided. The vehicle door lock device includes a latch mechanism, an inside lever, an inside open lever, a bushing, a child protector lever, and an intermediate lever. The inside lever is operable from a passenger compartment side of a vehicle and supported pivotally about a support pin arranged in the vehicle door. The intermediate lever includes a guide hole, which receives the support pin. When pushed by the child protector lever as the child protector lever pivots, the intermediate lever pushes the bushing while moving along the guide hole relative to the support pin and thereby moves the bushing to a position between the unset position and the set position. | 07-08-2010 |
| 20100194122 | OPENING/CLOSING DEVICE FOR VEHICLE DOOR - A vehicle door opening/closing device having a latch mechanism, a locking mechanism, an actuator, and a canceling mechanism is provided. The actuator has an electric motor and a pivotable drive lever. The canceling mechanism operates to block transmission of power between the electric motor and the drive lever when manipulation force of a vehicle door handle is transmitted to the canceling mechanism through the locking mechanism. The manipulation force of the door handle is transmitted to the canceling mechanism only when the vehicle door is in an unlocked state. | 08-05-2010 |
| 20100327609 | VEHICLE DOOR LOCK DEVICE - A vehicle door lock device includes an active lever freely switchable between an unlock position and a lock position, a switching actuator, and a switching lever receiving drive force of the switching actuator to move a bushing. The active lever includes a first engagement piece and a second engagement piece. When the active lever is located at the unlock position, the second engagement piece engages with the first engagement piece located at a set position of the bushing to limit movement of the switching lever so that movement of the bushing is restricted within a range between an unset position and the set position. When the active lever is located at the lock position, the first engagement piece is arranged at a position avoiding engagement with the second engagement piece to allow the switching lever to move the bushing between the unset position and a double lock position. | 12-30-2010 |
| 20110162419 | DOOR LOCK DEVICE - A door lock device includes an electrical drive source, which pivots a drive member from a predetermined neutral position, and a return urging member, which returns the drive member to the predetermined neutral position. The drive member pushes a locking lever with a first engagement portion and moves the locking lever to a lock position when the drive member moves from the predetermined neutral portion in a first direction in a state in which the locking lever is arranged at an unlock position. The drive member allows the double lock lever to move to the second position and disengages the first engagement portion from the locking lever when subsequently returned to the predetermined neutral position. The drive member pushes the double lock lever with a second engagement portion when moved again from the predetermined neutral position in the first direction. | 07-07-2011 |
| 20110260476 | VEHICLE DOOR LOCK DEVICE - A vehicle door lock device includes an opening mechanism, a lock mechanism, and an electric actuator. The electric actuator includes an electric motor driven in accordance with a lock operation and an unlock operation, a worm provided integrally with an output shaft of the electric motor, the worm being rotated and driven by the electric motor, and a locking lever having a sector gear meshed with the worm, the locking lever being linked with an active lever. The locking lever is provided with an operation portion linked with a lock knob L provided on the indoor side of a door. | 10-27-2011 |
| Patent application number | Description | Published |
|---|
| 20090051173 | DOOR LOCK APPARATUS FOR VEHICLE - A door lock apparatus for a vehicle includes a latch mechanism, an open operation lever, an open lever operatively connected to the open operation lever, a locking lever being switchable between an unlocked position and a locked position, a link operation lever operatively connected to the locking lever, a link member operatively connected to the link operation lever, the link member being able to transmit an operation of the open lever to the latch mechanism when the locking lever is in the unlocked position, the link member being unable to transmit the operation of the open lever to the latch mechanism when the locking lever is in the locked position, and a lever member operatively connected to the open lever and the locking lever, the lever member moving the locking lever from the locked position to the unlocked position by means of the operation of the open lever. | 02-26-2009 |
| 20090236863 | ELECTRIC DOOR LATCH APPARATUS - An electric door latch apparatus includes a manual operation portion adapted to be mounted on a vehicle door and configured to be switched between a closed door retaining state in which the vehicle door is retained at a closed position and a door openable state in which the vehicle door is openable by an electric actuation, the manual operation portion being switched from the closed door retaining state to the door openable state by a manual operation in an electrically inoperable condition, and the manual operation portion positioned within the vehicle door and including a tool fitting hole on a surface thereof facing a vehicle compartment side wall portion of the vehicle door. The manual operation portion is configured to be rotated by fitting a predetermined tool into the tool fitting hole via an operation hole formed penetrating through the vehicle compartment side wall portion of the vehicle door. | 09-24-2009 |
| Patent application number | Description | Published |
|---|
| 20080198050 | DELTA-SIGMA MODULATOR AND DA CONVERTER APPARATUS INCLUDING DELTA-SIGMA MODULATOR CHANGING ORDER OF FILTER - In a delta-sigma modulator including first and second subtractors, first and second integrators, a quantizer, and a DA converter, a first feedback circuit includes first charge holding circuits which hold charges of the analog signal from the DA converter for different sampling intervals, can change a feedback amount of the analog signal from the DA converter, and outputs the analog signal from each first charge holding circuits to the second subtractor. A second feedback circuit includes second charge holding circuits which hold charges of the analog signal from the second integrator for different sampling intervals, can change a feedback amount of the analog signal from the second integrator, and outputs an analog signal from each of the second charge holding circuits to the second subtractor. A controller switches an order of filter characteristic of the delta sigma modulator by changing feedback amounts of the first and second feedback circuits. | 08-21-2008 |
| 20080252502 | DELTA-SIGMA AD CONVERTER APPARATUS USING DELTA-SIGMA MODULATOR CIRCUIT PROVIDED WITH RESET CIRCUIT RESETTING INTEGRATOR - In a delta-sigma modulator circuit, an integrator integrates an input signal, and a quantization circuit quantizes the integrated signal with a predetermined quantization number, and outputs a quantization result signal. A DA converter circuit outputs an analog signal indicating a DA conversion result based on the quantization result signal. An oscillation detector circuit detects that the integrator is in an oscillation state based on the integrated signal, and outputting an oscillation detection signal. A reset circuit resets the integrator based on the oscillation detection signal. | 10-16-2008 |
| 20090115523 | DISCRETE TIME AMPLIFIER CIRCUIT AND ANALOG-DIGITAL CONVERTER - The present invention is intended to attain simplified circuit configuration and low current consumption in a discrete time amplifier circuit and an AD converter, to improve the convergence from the transient response state to the steady state of the amplifier circuit and to reduce noise and distortion owing to the variation in the output common-mode voltage. The discrete time amplifier circuit and the AD converter are provided with a switched-capacitor common-mode feedback (CMFB) circuit capable of detecting and feeding back the output common-mode voltage at every sampling timing in the case that the circuit operates at double sampling timing (every ½ cycle). | 05-07-2009 |
| 20090302918 | CLOCK SIGNAL GENERATION APPARATUS - A clock signal generation apparatus containing variable delay devices for varying the delay time of two-phase clock signals used in a load circuit that uses non-overlap clock signals; a non-overlap detector for detecting a non-overlap time in the H-level zones of the two-phase clock signals and outputting a detection signal corresponding to the non-overlap time; and a control signal generation section for generating a control signal that is used to control the variable delay devices on the basis of the detection signal from the non-overlap detector, and capable of securely generating the two-phase clock signals having an optimal non-overlap time while absorbing fluctuations due to temperature characteristics, power supply voltage characteristics and individual differences in components. | 12-10-2009 |
| 20090315604 | CLOCK SIGNAL GENERATION APPARATUS AND DISCRETE-TIME CIRCUIT - In a clock signal generation apparatus, a clock signal delay calculation section has a delay detection circuit for monitoring the delay characteristics of the variable delay circuits of a clock signal generation circuit due to external variation factors and calculates the delay amounts of N-phase clock signals, and a clock signal delay control section varies the delay amounts of the variable delay circuits on the basis of delay variation data, external variation factors being used as parameters thereof, stored in a delay variation data section and the calculated delay amounts of the N-phase clock signals. In the case that, for example, clock signals required for a discrete-time circuit have changed due to external variation factors, such as power supply voltage and environmental temperature, the non-overlap times and the duty ratios of the clock signals required for the discrete-time circuit can be set to optimal values. | 12-24-2009 |
| 20100214142 | DELTA SIGMA A/D MODULATOR - A multibit quantizer is provided, at its input terminals, with a variable gain circuit and an offset addition circuit to perform tracking control in which for each sampling time, the level of an offset signal of the offset addition circuit is adjusted based on output digital data of an output processing circuit and the preceding control signal of an offset control circuit so that the quantizer operates without causing a saturation operation. As a result, the output digital data, in which the number of bits is greater than the number of bits of the quantizer by the offset value controlled by the offset addition circuit, is outputted from the output processing circuit for each sampling time. | 08-26-2010 |
| Patent application number | Description | Published |
|---|
| 20110150524 | IMAGE FORMING APPARATUS - An image forming apparatus includes a drum for bearing a toner image; a rotatable belt onto which the toner image is to be transferred from the drum; a primary transfer member for primary transferring the toner image from the drum onto the belt; a secondary transfer member for secondary transferring the toner image from the belt onto a transfer material; and a charging member for electrically charging toner remaining on the belt. The image forming apparatus is capable of executing a belt cleaning mode in which the toner remaining on the belt is electrically charged, and a charging member cleaning mode in which the toner is transferred from the charging member onto the belt and then onto the drum. When the charging member cleaning mode is executed, the charging member is moved at least once from a belt separation position or away from a belt contact position. | 06-23-2011 |
| 20110188881 | IMAGE FORMING APPARATUS - The image forming apparatus is capable of collecting discharged toner satisfactorily even when a power source for discharging toner from a voltage application member to a moving member and a power source for collecting the discharged toner from the moving member onto an image bearing member are provided in common. | 08-04-2011 |
| 20110217060 | IMAGE FORMING APPARATUS - When toner on an intermediate transfer member is picked up by a cleaning unit by transferring the toner to an image bearing member in a recovery operation, pickup conditions are controlled to be changed on the basis of the ambience detected in performing the recovery operation and such that the toner on the intermediate transfer member is picked up by the cleaning unit while being temporarily retained by a secondary transfer roller. | 09-08-2011 |
| 20110243617 | IMAGE FORMING APPARATUS FOR TRANSFERRING TRANSFER RESIDUAL TONER ONTO IMAGE BEARING MEMBER - There is a charge member which charges secondary transfer remaining toner on an intermediate transfer member to a polarity opposite to a normal charge polarity. The transfer remaining toner charged by the charge member is moved in the direction opposite to that of normal toner by a transfer bias and moved from the intermediate transfer member onto an image bearing member. A BK station is arranged on the downstream of other stations. In a continuous BK monochromatic mode, by applying a reverse bias to transfer portions of the other stations and applying the transfer bias only to the BK station, waste toner can be collected into the BK station (simultaneously with the transfer). In a full-color mode, since each transfer bias is applied to all stations, the waste toner is collected into the station on the uppermost stream. Thus, the image bearing member for collecting the transfer remaining toner on the intermediate transfer member is made different according to the mode, thereby suppressing that the collection of the waste toner is concentrated on one image bearing member. | 10-06-2011 |
| 20110268469 | IMAGE FORMING APPARATUS - The image forming apparatus includes a charge member that charges residual toner and is a conductive roller having electrical conductivity and rotates in according to rotation of the intermediate transfer member, and the conductive roller includes a foamed front layer and charges the residual toner upstream and downstream of a contact area in which the conductive roller contacts the intermediate transfer member and charges the residual toner in a void formed on the foamed layer in the contact area. This enables the residual toner on the intermediate transfer member to be sufficiently charged without damaging the intermediate transfer member. | 11-03-2011 |
| 20110293314 | POWER SUPPLY SYSTEM AND IMAGE FORMING APPARATUS - The image forming apparatus includes an image bearing member, a transfer member, a power supply unit including a first voltage generation circuit and a control unit that controls the power supply unit, wherein in the case where a voltage whose magnitude cannot be output by the first voltage generation circuit is output from the power supply unit to the transfer member in spite of driving the first piezoelectric transformer at the drive frequency in the first drive frequency area, the control unit controls the power supply unit to output the voltage to the transfer member by superposing a voltage output from the first voltage generation circuit by driving the first piezoelectric transformer at a frequency in the first drive frequency area with a voltage output from the second voltage generation circuit by driving the second piezoelectric transformer at a frequency in the second drive frequency area. | 12-01-2011 |
| Patent application number | Description | Published |
|---|
| 20100088491 | PROCESSING UNIT - A processing unit includes a plurality of thread execution units each provided with a performance analysis circuit for measuring various types of events resulting from execution of instructions and a commit stack entry unit for controlling the completion of executed instructions and each executing a thread having a plurality of instructions, a commit scope register for storing instructions of completion candidates stored in each commit stack entry unit by execution by each thread execution unit and performing processing for completion of instructions included in the thread, and a thread selecting means for sending commit events of the instructions to a performance analysis circuit provided in each thread execution unit corresponding to the instructions when performing commit processing for instructions stored in the commit scope register. | 04-08-2010 |
| 20100095092 | Instruction execution control device and instruction execution control method - An instruction execution control device operates a plurality of threads in a simultaneous multi-thread system. And the instruction execution control device has a thread selection circuit ( | 04-15-2010 |
| 20100095103 | Instruction execution control device and instruction execution control method - An instruction execution control device operates a plurality of threads in a simultaneous multi-thread system. The device has architecture registers ( | 04-15-2010 |
| 20100095305 | SIMULTANEOUS MULTITHREAD INSTRUCTION COMPLETION CONTROLLER - In a system that executes a program by simultaneously running a plurality of threads, the entries in a CSE | 04-15-2010 |
| 20100332802 | Priority circuit, processor, and processing method - A priority circuit is connected to a reservation station and a plurality of arithmetic units that processes different operations and dispatches, when it is determined that an executable flag indicating that an instruction can be executed by only a specific arithmetic unit is on, an instruction to an arithmetic unit that is different from the specific arithmetic unit and of which a queue is vacant in accordance with the input performed by an instruction decoder and the reservation station. | 12-30-2010 |
| 20100332803 | PROCESSOR AND CONTROL METHOD FOR PROCESSOR - A processor includes a storage unit storing an instruction, an instruction extension information register that includes a first area and a second area, an instruction decoding unit that decodes a first prefix instruction including first extension information extending an immediately following instruction written to the first area when the first prefix instruction is executed, and that decodes a second prefix instruction including the first extension information and a second extension information extending an instruction after two instructions written to the second area respectively, an instruction packing unit that generates a packed instruction including at least one of the first prefix instruction or the second prefix instruction, and the instruction immediately following the first prefix instruction or the second prefix instruction when the instruction decoding unit decodes the first prefix instruction or the second prefix instruction, an instruction execution unit that executes the packed instruction generated by the instruction packing unit. | 12-30-2010 |
| 20110035572 | Computing device, information processing apparatus, and method of controlling computing device - Multiple data processing instructions instruct a computing device to process multiple data including first data and second data. When a multiple data processing instruction is decoded, two allocatable registers are selected. One is used to store the result of a processing operation performed on first data by one processing unit, and the other is used to store the result of a processing operation performed on second data by another processing unit. Those stored processing results are then transferred to result registers. Normal data processing instructions, on the other hand, instruct a processing operation on third data. When a normal data processing instruction is decoded, one allocatable register is selected and used to store the result of processing that a processing unit performs on the third data. The stored processing result is then transferred to a result register. | 02-10-2011 |
