Inventors list |
Assignees list |
Classification tree browser |
Top 100 Inventors |
Top 100 Assignees |
Aggarwal, TX
Bharat Aggarwal, Houston, TX US
| Patent application number | Description | Published |
|---|---|---|
| 20100278947 | Methods for modulating Eicosanoid metabolism - The inventive subject matter relates to methods for modulating an eicosanoid metabolic process in cells of an animal in need thereof, which comprises administering to the animal an amount of the inventive compositions effective for regulating the activity of an eicosanoid oxygenase. In particular, the inventive subject matter relates to methods for modulating arachadonic acid metabolism by administering an amount of the inventive compositions effective for regulating the activity of lipoxygenases and cyclooxygenases. | 11-04-2010 |
| 20110020479 | METHODS FOR MODULATING EICOSANOID METABOLISM - The inventive subject matter relates to methods for modulating an eicosanoid metabolic process in cells of an animal in need thereof, which comprises administering to the animal an amount of the inventive compositions effective for regulating the activity of an eicosanoid oxygenase. In particular, the inventive subject matter relates to methods for modulating arachadonic acid metabolism by administering an amount of the inventive compositions effective for regulating the activity of lipoxygenases and cyclooxygenases. | 01-27-2011 |
Bharat B. Aggarwal, Houston, TX US
| Patent application number | Description | Published |
|---|---|---|
| 20090111754 | Selective Inhibitors of Nuclear Factor KappaB Activation and Uses Thereof - The present invention provides cell permeable NF-κB inhibitors consist of a polypeptide derived from the p65 subunit of NF-κB and a protein transduction domain derived from antennapedia third helix sequence. The inhibitor suppressed NF-κB activation induced by TNF, LPS, IL-1, okadaic acid, PMA, H | 04-30-2009 |
Rajan Aggarwal, Frisco, TX US
| Patent application number | Description | Published |
|---|---|---|
| 20100042582 | SYSTEM AND METHOD FOR IDENTIFICATION OF APPLICATION INTERDEPENDENCY - A method for identification of application interdependency. The method includes receiving dependency data in a Application Interdependency Identification Tool (AIIT) system, and identifying a plurality of applications and dependency relationships corresponding to the dependency data by a dependency engine. The method also includes displaying the dependency data according to the identified applications and dependency relationships. There is also an AIIT system including a dependency engine and a dependency database. The AIIT system is configured to receive dependency data. The dependency engine is configured to identify a plurality of applications and dependency relationships corresponding to the dependency data and display the dependency data according to the identified applications and dependency relationships. | 02-18-2010 |
Rajni J. Aggarwal, Garland, TX US
| Patent application number | Description | Published |
|---|---|---|
| 20100032670 | ELECTRICAL TEST STRUCTURE TO DETECT STRESS INDUCED DEFECTS USING DIODES - A serpentine double gated diode array for monitoring stress induced defects is disclosed. The diode array is configured with adjacent gate segments and gate loops in close proximity to active areas to maximize a sensitivity to stress induced defects. The diode array is compatible with conventional electrical testing. Scanning capacitance microscopy (SCM) and scanning spreading resistance microscopy (SSRM) may be used to isolate individual stress induced defects. Variations in the gate configuration allow estimation of effects of circuit layout on formation of stress induced defects. | 02-11-2010 |
| 20100090340 | Drawn Dummy FeCAP, Via and Metal Structures - An integrated circuit containing hydrogen permeable dummy vias configured in a linear or rectangular array and symmetrically positioned over a component in the integrated circuit. An integrated circuit containing matching components with identical layouts and hydrogen permeable dummy vias in identical configurations over the matching components. A process of forming an integrated circuit containing matching components with identical layouts and hydrogen permeable dummy vias in identical configurations over the matching components. | 04-15-2010 |
| 20110079878 | FERROELECTRIC CAPACITOR ENCAPSULATED WITH A HYDROGEN BARRIER - An integrated circuit containing a ferroelectric capacitor, an underlying hydrogen barrier, and an overlying hydrogen barrier layer. A method for forming an integrated circuit containing a ferroelectric capacitor, an underlying hydrogen barrier, and an overlying hydrogen barrier layer. | 04-07-2011 |
| 20110084323 | Transistor Performance Modification with Stressor Structures - A transistor structure with stress enhancement geometry aligned above the channel region. Also, a transistor structure with stress enhancement geometries located above and aligned with opposite sides of the channel region. Furthermore, methods for fabricating integrated circuits containing transistors with stress enhancement geometries. | 04-14-2011 |
Sanjeev Aggarwal, Plano, TX US
| Patent application number | Description | Published |
|---|---|---|
| 20090168487 | CYCLING TO MITIGATE IMPRINT IN FERROELECTRIC MEMORIES - One embodiment of the present invention relates to a method for reducing the imprint of a ferroelectric memory cell. The method comprises storing a memory data state in the ferroelectric memory cell. An event will trigger the evaluation of signal margin on a memory cell. If the memory cell is identified to have a weak signal, the memory cell is exercised. Exercising comprises either performing one or more data read/re-write events or performing one or more simulated data read and data write events of an alternating high data state and a low data state to the memory cell associated with the weak data bit. Both the lifetime retention testing and the memory data state exercising are performed in the background of normal memory operation. Other methods and circuits are also disclosed. | 07-02-2009 |
Vijay K. Aggarwal, Austin, TX US
| Patent application number | Description | Published |
|---|---|---|
| 20080222647 | Method and system for load balancing of computing resources - A load balancing method incorporates temporarily inactive machines as part of the resources capable of executing tasks during heavy process requests periods to alleviate some of the processing load on other computing resources. This method determines which computing resources are available and prioritizes these resources for access by the load balancing process. A snap shot of the resource configuration and made secured along with all data on this system such that no contamination occurs between resident data on that machine and any data placed on that machine as put of the load balancing activities. After a predetermined period of time or a predetermined event, the availability of the temporary resources for load balancing activities ends. At this point, the original configuration and data is restored to the computing resource such that no trace of use of the resource in load balancing activities is detected to the user. | 09-11-2008 |
| 20090133026 | METHOD AND SYSTEM TO IDENTIFY CONFLICTS IN SCHEDULING DATA CENTER CHANGES TO ASSETS - An information technology services management product is provided with a change management component that identifies conflicts based on a wide range of information. When a change on a configuration item is scheduled, the change management component identifies, for example, affected business applications, affected service level agreements, resource availability, change schedule, workflow, resource dependencies, and the like. The change management component warns the user if a conflict is found. The user does not have to consult multiple sources of information and make a manual determination concerning conflicts. The change management component may also suggest a best time to schedule a change request based on the information available. The change management component provides a constrained interface such that the user cannot schedule a change request that violates any of the above requirements. The change management component also applies these requirements when changing an already scheduled change request. | 05-21-2009 |
Vijay Kumar Aggarwal, Austin, TX US
| Patent application number | Description | Published |
|---|---|---|
| 20080263453 | METHOD AND APPARATUS FOR PROCESS CONFIGURATION - A computer implemented method, apparatus, and computer-usable program product for process configuration are provided in the illustrative embodiments. A process that is to be configured is identified. A list of tasks associated with the identified process is displayed. A set of the tasks displayed in the task list are selected. The selected tasks are configured according to one or more task parameters. If the process that is being configured is already running, the process is suspended before the selected tasks are configured. If the process is suspended, the process is resumed after the selected tasks have been configured. The process is identified, the list of task is displayed, and the one or more tasks are selected and configured using a graphical user interface. | 10-23-2008 |
| 20090099942 | Identification of Discrepancies in Actual and Expected Inventories in Computing Environment having Multiple Provisioning Orchestration Server Pool Boundaries - A system for establishing and maintaining inventories of computing environment assets comprising one or more custom collector interfaces that detect movement of assets from one environment to another, and an inventory scanner which modifies inventories for each environment based on monitored asset movements. The present invention is of especial benefit to autonomic and on-demand computing architectures. | 04-16-2009 |