Il-Sang
Il-Sang Cho, Seoul KR
Patent application number | Description | Published |
---|---|---|
20080319012 | 2-Pyridyl substituted imidazoles as ALK5 and/or ALK4 inhibitors - 2-pyridyl-substituted imidazoles which are used advantageously in the treatment of diseases mediated by ALK 5 or ALK 4 receptor or both. | 12-25-2008 |
20080319022 | 2-Pyridyl substituted imidazoles as ALK5 and/or ALK4 inhibitors - 2-pyridyl-substituted imidazoles and their use in inhibiting ALK 5 and/or ALK 4 receptors is disclosed. | 12-25-2008 |
Il-Sang Jung, Gyeonggi-Do KR
Patent application number | Description | Published |
---|---|---|
20080275635 | Method for recognizing traveling lane and making lane change - Methods and systems for recognizing a vehicle traveling lane and making a lane change are provided. Preferred methods and systems recognize the lane on which a vehicle is traveling and if the vehicle speed of that lane is noticeably slower compared to others, then the vehicle receives an order to move to a faster lane if an open space for changing lanes is available, which can provide more efficient use of the roadway. | 11-06-2008 |
Il-Sang Lee, Yongin-City KR
Patent application number | Description | Published |
---|---|---|
20100141136 | ORGANIC LIGHT EMITTING DISPLAY - An organic light emitting display includes a substrate; an organic light emitting diode on one surface of the substrate; an encapsulation substrate located opposite and substantially parallel to the substrate with the organic light emitting diode therebetween; a filler layer on one surface of the encapsulation substrate facing the substrate; a first encapsulation layer located between the encapsulation substrate and the substrate and sealing the substrate and the encapsulation substrate together; and a second encapsulation layer located adjacent to the first encapsulation layer and between the encapsulation substrate and the substrate, wherein the filler layer and the second encapsulation layer include a moisture absorbent. | 06-10-2010 |
20140166479 | SPUTTERING APPARATUS - A sputtering apparatus including: a first target and a second target disposed to face each other; a magnetic field generating unit that is disposed on each rear surface of the first and second targets to generate a magnetic field; and a structure that is disposed between the first target and the second target and is formed of a doping material. | 06-19-2014 |
20150014151 | METHOD OF FABRICATING SPUTTERING TARGET, SPUTTERING TARGET USING THE METHOD, AND METHOD OF MANUFACTURING ORGANIC LIGHT-EMITTING DISPLAY APPARATUS USING THE SPUTTERING TARGET - A method of fabricating a sputtering target includes preparing a first powder material including at least one of a tin oxide and a mesh-forming oxide; mixing the first powder material and a second powder material comprising carbon or a tin oxide to prepare a mixture; simultaneously performing a primary compression and primary sintering on the mixture in a reduction atmosphere; and simultaneously performing a secondary compression and secondary sintering on the mixture in the reduction atmosphere to prepare the sputtering target. | 01-15-2015 |
20150014646 | ORGANIC LIGHT-EMITTING DISPLAY APPARATUS AND RELATED MANUFACTURING METHOD - An organic light emitting display apparatus includes a substrate and includes an organic light emitting device that overlaps the substrate and includes an organic layer. The organic light emitting display apparatus further includes a planarization layer that overlaps the organic light emitting device and includes an organic material, wherein the organic light emitting device is disposed between the substrate and the planarization layer. The organic light emitting display apparatus further includes an encapsulation layer that overlaps the planarization layer and includes an inorganic material, wherein the planarization layer is disposed between the organic light emitting device and a portion of the encapsulation layer. The organic light emitting display apparatus further includes an intermediate layer that is disposed between the planarization layer and the portion of the encapsulation layer. | 01-15-2015 |
20150028302 | ORGANIC LIGHT-EMITTING DISPLAY APPARATUS AND METHOD FOR MANUFACTURING ORGANIC LIGHT-EMITTING DISPLAY APPARATUS - A method for manufacturing an organic light-emitting display apparatus including: forming an organic light-emitting device on a substrate, the organic light-emitting device including a first electrode, a second electrode, and an intermediate layer including at least an organic emission layer; and forming a thin film encapsulating layer on the organic light-emitting device, wherein the thin film encapsulating layer includes at least one inorganic film including a low temperature viscosity transition (LVT) inorganic material and an oxide, and the oxide includes zirconium-tungsten oxide or lithium-aluminum-silicon oxide. | 01-29-2015 |
20150031153 | SPUTTERING TARGET, METHOD OF FABRICATING THE SAME, AND METHOD OF FABRICATING AN ORGANIC LIGHT EMITTING DISPLAY APPARATUS - A method of fabricating a sputtering target is provided. The method includes preparing a first powder material, wherein the first powder material includes tin oxide; preparing a mixture by mixing the first powder material and a second powder material, wherein the second powder material includes carbon; and fabricating the sputtering target by compressing and sintering the mixture simultaneously in a reducing atmosphere. | 01-29-2015 |
Il-Sang Lee, Yongin-Si KR
Patent application number | Description | Published |
---|---|---|
20140306188 | ORGANIC LIGHT-EMITTING DISPLAY DEVICE AND METHOD OF PREPARING THE SAME - An organic light-emitting display device is disclosed. The organic light-emitting display device may include a substrate, an organic light-emitting portion provided on the substrate, a first inorganic film that seals and covers the organic light-emitting portion, and a second inorganic film provided on the first inorganic film and including a low temperature viscosity transition (LVT) inorganic material. A coefficient of thermal expansion (CTE) of the first inorganic film may be smaller than a CTE of the second inorganic film. | 10-16-2014 |
Il-Sang Lee, Yongin-Clty KR
Patent application number | Description | Published |
---|---|---|
20150047972 | METHOD OF MANUFACTURING TARGET FOR SPUTTERING AND METHOD OF MANUFACTURING ORGANIC LIGHT-EMITTING DISPLAY APPARATUS - A method of manufacturing a sputtering target includes: preparing a sputtering target material including a low temperature viscosity transition (LVT) inorganic material, melting the sputtering target material at a working pressure that is lower than atmospheric pressure, and processing the melted sputtering target material to thereby form the sputtering target. | 02-19-2015 |
Il-Sang Lee, Hwaseong-Si KR
Patent application number | Description | Published |
---|---|---|
20150176897 | SEALING MEMBER AND SUBSTRATE PROCESSING APPARATUS INCLUDING THE SAME - A sealing member includes a body having a ring shape, a lower contacting portion protruding from a lower end of the body and having at least one recess, the recess provided in a lower surface of the lower contacting portion and extending in a radial direction of the body, and an outer contacting portion protruding outwards from the body along an outer side portion of the body. | 06-25-2015 |
Il-Sang Park, Seoul KR
Patent application number | Description | Published |
---|---|---|
20100054061 | Semiconductor memory device having bit test circuit with ignore function - A semiconductor memory device including a bit test circuit with an ignore function is provided. The semiconductor memory device includes a memory cell array and a bit test circuit. The memory cell array includes a plurality of memory cells. The bit test circuit is configured to perform a parallel bit test to determine defective memory cells based on bits received from the plurality of memory cells, a tester signal for each of the plurality of memory cells, and a mode register set signal for each of the plurality of memory cells. The bit test circuit is also configured to output a non-defective pass signal for at least one of the plurality of memory cells based on at least one of the at least one bit received from the at least one memory cell, the tester signal for the at least one memory cell and the mode register set signal for the at least one memory cell. | 03-04-2010 |
20130235677 | CIRCUIT FOR PARALLEL BIT TEST OF SEMICONDUCTOR MEMORY DEVICE - A circuit for a Parallel Bit Test (PBT) of a semiconductor memory device is provided. The PBT circuit includes a comparator circuit and an inverter circuit. The comparator circuit is configured to generate a comparison signal responsive to a comparison indicating that first data to be written in a first group of the memory cells are the same as second data read from the first group of the memory cells. The comparison signal includes n periods and the value of the comparison signal during each period corresponds to a subset of the first group of the memory cells. The inverter circuit is configured to generate an inverted signal and a non-inverted signal in response to a clock signal. The inverted signal and non-inverted signal are formed as an inversion signal indicating whether at least one cell corresponding to each period is bad cell. | 09-12-2013 |