Syllaios
Althanasios J. Syllaios, Richardson, TX US
Patent application number | Description | Published |
---|---|---|
20100133536 | MICROBOLOMETER INFRARED DETECTOR ELEMENTS AND METHODS FOR FORMING SAME - Microbolometer infrared detector elements that may be formed and implemented by varying type/s of precursors used to form amorphous silicon-based microbolometer membrane material/s and/or by varying composition of the final amorphous silicon-based microbolometer membrane material/s (e.g., by adjusting alloy composition) to vary the material properties such as activation energy and carrier mobility. The amorphous silicon-based microbolometer membrane material/s materials may include varying amounts of one or more additional and optional materials, including hydrogen, fluorine, germanium, n-type dopants and p-type dopants. | 06-03-2010 |
Athanasios J. Syllaios, Richardson, TX US
Patent application number | Description | Published |
---|---|---|
20110266441 | Pixel-level optically transitioning filter elements for detector devices - Optically transitioning pixel-level filtering using a multi-level structure that includes an isolated optically transitioning filter element that is suspended over a corresponding radiation detector element in a one-to-one relationship to provide, for example, one or more features such as spectral detection and/or selective radiation immunity. | 11-03-2011 |
20110266443 | Pixel-level optical elements for uncooled infrared detector devices - Pixel-level monolithic optical element configurations for uncooled infrared detectors and focal plane arrays in which a monolithically integrated or fabricated optical element may be suspended over a microbolometer pixel membrane structure of an uncooled infrared detector element A monolithic optical element may be, for example, a polarizing or spectral filter element, an optically active filter element, or a microlens element that is structurally attached by an insulating interconnect to the existing metal interconnects such that the installation of the optical element substantially does not impact the thermal mass or thermal time constant of the microbolometer pixel structure, and such that it requires little if any additional device real estate area beyond the area originally consumed by the microbolometer pixel structure interconnects. | 11-03-2011 |
20140159032 | TRANSITIONED FILM GROWTH FOR CONDUCTIVE SEMICONDUCTOR MATERIALS - A center region of conductive material/s may be disposed or “sandwiched” between transition regions of relatively lower conductivity materials to provide substantially low defect density interfaces for the sandwiched material. The center region and surrounding transition regions may in turn be disposed or sandwiched between dielectric insulative material to form a sandwiched and transitioned device structure. The center region of such a sandwiched structure may be implemented, for example, as a device layer such as conductive microbolometer layer for a microbolometer detector structure. | 06-12-2014 |
Ioannis L. Syllaios, Richardson, TX US
Patent application number | Description | Published |
---|---|---|
20080309524 | Second-Order Polynomial, Interpolation-Based, Sampling Rate Converter and Method and Transmitters Employing the Same - A sampling rate converter, a method of performing digital sampling rate conversion and a wireless transmitter incorporating the filter or the method. In one embodiment, the sampling rate converter includes: (1) an input configured to receive digital data from a first clock domain sampled at a first sampling rate, (2) an output configured to provide digital data to a second clock domain sampled at a second sampling rate that differs from the first sampling rate and (3) a filter with a second-order, polynomial-based impulse response coupled to the input and the output and configured to apply coefficients having only one nonunitary divisor to the digital data from the first clock domain. | 12-18-2008 |
Ioannis L. Syllaios, Costa Mesa, CA US
Patent application number | Description | Published |
---|---|---|
20130113528 | Digital Phase-Locked Loop with Wide Capture Range, Low Phase Noise, and Reduced Spurs - The present disclosure is directed to digital phase-locked loops (DPLLs) and hybrid phase-locked loops (HPLL) for establishing and maintaining a phase relationship between a generated output signal and a reference input signal. The DPLLs use a counter based loop to initially bring the DPLL into lock. Thereafter, the DPLLs disable the counter based loop and switch to a loop with a multi-modulus divider (MMD). The DPLLs can implement a cancelation technique to reduce phase noise introduced by the MMD. The HPLLs further include a loop with a MMD. The HPLLs can implement a similar cancelation technique to reduce phase noise introduced by the MMD. | 05-09-2013 |
Ioannis Loukas Syllaios, Costa Mesa, CA US
Patent application number | Description | Published |
---|---|---|
20140354335 | Digital Phase Locked Loop with Hybrid Delta-Sigma Phase/Frequency Detector - A PLL includes independent frequency-locking and phase-locking operational modes. In addition, the PLL includes a hybrid (e.g., mixed-analog/digital signal) 2nd-order delta-sigma (DS) phase/frequency detector. The detector may be implemented based on a continuous-time 1st-order DS Analog to Digital (ADC) converter. The ADC may be enhanced to 2nd-order by using, e.g., closed loop frequency detection. The PLL includes a fine resolution encoder for encoding the DS ADC output. The fine resolution encoding facilitates true multi-bit phase/frequency error digitization with drastically reduced DS quantization noise. | 12-04-2014 |
20140354336 | Digital PLL With Hybrid Phase/Frequency Detector and Digital Noise Cancellation - Digital phase-locked loop (PLL) with dynamic hybrid (mixed analog/digital signal) delta-sigma (ΔΣ) phase/frequency detector (ΔΣ PFD). A hybrid 2nd-order ΔΣ PFD may be implemented based on a continuous-time 1st-order ΔΣ analog-to-digital converter (ADC) enhanced to 2nd-order via closed loop frequency detection. Fine resolution encoding of the ΔΣ PFD output facilitates true multi-bit phase/frequency error digitization with drastically reduced ΔΣ quantization noise. The implementation of low complexity ΔΣ PFD is assisted via digital requantization and adaptive noise cancellation. The PLL includes independent frequency-locking and phase-locking operational modes and all-digital control of a digitally controlled oscillator (DCO). | 12-04-2014 |