Sheng-Hao
Sheng-Hao Chen, Hsinchu City TW
Patent application number | Description | Published |
---|---|---|
20130266102 | RF RECEIVER AND DIGITALLY-ASSISTED CALIBRATION METHOD APPLICABLE THERETO - A radio frequency (RF) receiver includes a digital tuning engine; I-path and Q-path analog filters, tuned by the digital tuning engine; and a digital compensation circuit. The digital tuning engine executes a RC (resistor-capacitor) time constant calibration to adjust respective cut-off frequencies of the I-path analog filter and the Q-path analog filter. The digital tuning engine executes a filter mismatch calibration to match the I-path analog filter and the Q-path analog filter. The digital tuning engine executes a filter residual mismatch calibration to match an I-path response from the I-path analog filter to the digital compensation circuit and a Q-path response from the Q-path analog filter to the digital compensation circuit. | 10-10-2013 |
20150123830 | DIGITAL TO ANALOG CONVERTING SYSTEM AND DIGITAL TO ANALOG CONVERTING METHOD - A digital to analog converting system, which comprises: a first data converting circuit, for receiving a first digital data stream transmitted at a first clock frequency, for converting the first digital data stream to a plurality of second digital data streams transmitted at a second clock frequency, and for outputting the second digital data streams in parallel; a second data converting circuit, for receiving the second digital data streams from the first data converting circuit, and for converting the second digital data streams to a third digital data stream transmitted at a third clock frequency; and a first digital to analog converter, for converting the third digital data stream to a first output analog data stream. The second clock frequency is lower than the first clock frequency and the third clock frequency. | 05-07-2015 |
20150303957 | RF RECEIVER AND DIGITALLY-ASSISTED CALIBRATION METHOD APPLICABLE THERETO - A radio frequency (RF) receiver includes a digital tuning engine; and I-path and Q-path analog filters, tuned by the digital tuning engine. The digital tuning engine gets an I/Q imbalance difference, and the digital tuning engines tunes the I-path analog filter and/or the Q-path analog filter based on the I/Q imbalance difference. | 10-22-2015 |
Sheng-Hao Cheng, Tu-Cheng City TW
Patent application number | Description | Published |
---|---|---|
20100297492 | Cell Connector - A cell connector adapted for electrically connecting at least one cell includes a plate-shaped connecting member made of metal material with high conductivity, and at least one welding member mounted on the connecting member for being welded with the cell. The welding member is made of weldable metal solder. The connecting member has a lower resistivity than the welding member. Therefore, the cell connector of the present invention not only is easily welded, but also can reduce the energy loss thereon, and moreover, the cost is also advantageously reduced. | 11-25-2010 |
Sheng-Hao Chiang, Taipei City TW
Patent application number | Description | Published |
---|---|---|
20150318348 | SEMICONDUCTOR STRUCTURE AND MANUFACTURING METHOD THEREOF - A semiconductor structure includes a substrate, a dam element, a first isolation layer, a second isolation layer, and a conductive layer. The substrate has a conductive pad, a trench, a sidewall, a first surface, and a second surface opposite to the first surface. The conductive pad is located on the second surface. The trench has a first opening at the first surface, and has a second opening at the second surface. The dam element is located on the second surface and covers the second opening. The dam element has a concave portion that is at the second opening. The first isolation layer is located on a portion of the sidewall. The second isolation layer is located on the first surface and the sidewall that is not covered by the first isolation layer, such that an interface is formed between the first and second isolation layers. | 11-05-2015 |
Sheng-Hao Hsu, Taipei TW
Patent application number | Description | Published |
---|---|---|
20110009521 | Liquid crystalline epoxy nanicomposite material and application thereof - The invention provides an epoxy nanocomposite material for dental therapy, which can be applied to direct or indirect clinical restoration, dental core-post system, and dental brace etc. The epoxy nanocomposite filling material provided by the invention can be polymerized with various curing agents to form the polymer with low shrinkage. | 01-13-2011 |
20150118649 | SURFACE TREATMENT METHOD FOR IMPLANT - The present invention relates to a surface treatment method for an implant, comprising: providing an implant; and forming a ceramic layer on a surface of the implant by atomic layer deposition, wherein the ceramic layer has a thickness of 5-150 nm; a root mean square roughness increase in a range of 15 nm or less; and a friction coefficient of 0.1-0.5. The ceramic layer formed on the surface of the implant can fully encapsulate the surface of the implant with excellent uniformity to effectively block the free metal ions dissociated from the implant. Moreover, it has anti-oxidation and anti-corrosion effects, and greatly enhances the biocompatibility of the implant. | 04-30-2015 |
Sheng-Hao Hsu, Taipei City TW
Patent application number | Description | Published |
---|---|---|
20100113638 | Acrylate Nanocomposite Material - The present invention discloses an acrylate nanocomposite material which can apply to optoelectronic device encapsulation, dental restorations and light waveguide. The acrylate nanocomposite material comprises an inorganic nano-particle, an acrylate monomer with at least one acrylate group, an imidized acrylate oligomer and a photo-initiator. The acrylate nanocomposite material photopolymerizes to form an organic/inorganic 3D network wherein the absorption (%) is 0.01 to 5.00 and the permeability (g mm/m | 05-06-2010 |
Sheng-Hao Lin, Hsin-Chu Hsien TW
Patent application number | Description | Published |
---|---|---|
20080197351 | TESTKEY DESIGN PATTERN FOR GATE OXIDE - A testkey design pattern includes a least one conductive contact, at least one conductive line of a first width vertically and electrically connected to the conductive contact, and at least one pair of source and drain respectively directly connected to each side of the conductive line. The pair of source and drain and part of the conductive line of a first length directly connected to the source and drain form an electronic device. The testkey design patterns are advantageous in measuring capacitance with less error and for better gate oxide thickness extraction. | 08-21-2008 |
Sheng-Hao Wang, Luzhou City TW
Patent application number | Description | Published |
---|---|---|
20120117642 | INFORMATION SECURITY PROTECTION HOST - An information security protection host is provided. The information security protection host comprises a network interface and a virtual machine monitor (VMM) device. The network interface is connected to a computer network and is configured to receive a fist packet. The VMM device is configured to run a first operating system, wherein the fist operating system provides a first network service. The VMM device is further configured to provide a first operating system information of the first operating system and a first network service information of the first network service instantaneously so as to determine the security of the first packet. | 05-10-2012 |
Sheng-Hao Wang, New Taipei City TW
Patent application number | Description | Published |
---|---|---|
20150067673 | VIRTUAL TIME CONTROL APPARATUS, METHOD, AND NON-TRANSITORY COMPUTER READABLE STORAGE MEDIUM THEREOF - A virtual time control apparatus, method, and non-transitory computer readable storage medium thereof are provided. The virtual time control apparatus includes a system timer, a real time clock, and a processing unit, wherein the processing unit is electrically connected to the system timer and the real time clock. The system timer has an original timer period, while the real time clock has an original tick period. The processing unit executes a hypervisor. The hypervisor generates a virtual timer period according to an adjustment ratio and the original timer period. The hypervisor generates a virtual tick period according to the adjustment ratio and the original tick period. | 03-05-2015 |