Bale
Bradley Bale, Hendersonville, TN US
Patent application number | Description | Published |
---|---|---|
20120129708 | COMPOSITIONS AND METHODS FOR PREDICTING CARDIOVASCULAR EVENTS - The present invention provides methods, systems, devices, panels, and software for determining values for two or more markers in order to characterize a subject's risk of developing cardiovascular disease or experiencing a complication thereof (e.g., within the ensuing one to three years), and for identifying subjects in need of preventative therapy (e.g., statins). In certain embodiments, the markers are selected from: hs-CRP, ACR, Lp-Pla2, MPO, fibrinogen, KIF6, and F2 isoprostanes. | 05-24-2012 |
Derek Bale, Wexford, PA US
Patent application number | Description | Published |
---|---|---|
20100078559 | Infra-red light stimulated high-flux semiconductor x-ray and gamma-ray radiation detector - A method of detecting radiation through which the residence time of charge carriers is dramatically reduced by an external optical energy source and the occupancy of the deep-level defects is maintained close to the thermal equilibrium of the un-irradiated device even under high-flux exposure conditions. Instead of relying on thermal energy to release the trapped carriers, infra-red light radiation is used to provide sufficient energy for the trapped carriers to escape from defect levels. Cd | 04-01-2010 |
Derek S. Bale, Gibsonia, PA US
Patent application number | Description | Published |
---|---|---|
20090014660 | COUNT UNIFORMITY CORRECTION IN FLUX SPACE FOR PIXILATED SEMICONDUCTING RADIATION DETECTORS - In operation of a photon counting detecting system ( | 01-15-2009 |
20090065701 | CdZnTe Device Using Constrained Design For High-Flux X-Ray Spectroscopic Imaging Applications - A CdZnTe photon counting detector includes a core material of Cd | 03-12-2009 |
Guy Bale, Haifa IL
Patent application number | Description | Published |
---|---|---|
20090327665 | Efficient parallel floating point exception handling in a processor - Methods and apparatus are disclosed for handling floating point exceptions in a processor that executes single-instruction multiple-data (SIMD) instructions. In one embodiment a numerical exception is identified for a SIMD floating point operation and SIMD micro-operations are initiated to generate two packed partial results of a packed result for the SIMD floating point operation. A SIMD denormalization micro-operation is initiated to combine the two packed partial results and to denormalize one or more elements of the combined packed partial results to generate a packed result for the SIMD floating point operation having one or more denormal elements. Flags are set and stored with packed partial results to identify denormal elements. In one embodiment a SIMD normalization micro-operation is initiated to generate a normalized pseudo internal floating point representation prior to the SIMD floating point operation when it uses multiplication. | 12-31-2009 |
20120084533 | Efficient Parallel Floating Point Exception Handling In A Processor - Methods and apparatus are disclosed for handling floating point exceptions in a processor that executes single-instruction multiple-data (SIMD) instructions. In one embodiment a numerical exception is identified for a SIMD floating point operation and SIMD micro-operations are initiated to generate two packed partial results of a packed result for the SIMD floating point operation. A SIMD denormalization micro-operation is initiated to combine the two packed partial results and to denormalize one or more elements of the combined packed partial results to generate a packed result for the SIMD floating point operation having one or more denormal elements. Flags are set and stored with packed partial results to identify denormal elements. In one embodiment a SIMD normalization micro-operation is initiated to generate a normalized pseudo internal floating point representation prior to the SIMD floating point operation when it uses multiplication. | 04-05-2012 |
Hrishikesh A. Bale, Walnut Creek, CA US
Patent application number | Description | Published |
---|---|---|
20140161223 | HIGH-TEMPERATURE STRAIN CELL FOR TOMOGRAPHIC IMAGING - This disclosure provides systems, methods, and apparatus related to the high temperature mechanical testing of materials. In one aspect, a method includes providing an apparatus. The apparatus may include a chamber. The chamber may comprise a top portion and a bottom portion, with the top portion and the bottom portion each joined to a window material. A first cooled fixture and a second cooled fixture may be mounted to the chamber and configured to hold the sample in the chamber. A plurality of heating lamps may be mounted to the chamber and positioned to heat the sample. The sample may be placed in the first and the second cooled fixtures. The sample may be heated to a specific temperature using the heating lamps. Radiation may be directed though the window material, the radiation thereafter interacting with the sample and exiting the chamber through the window material. | 06-12-2014 |
Jacob Bale, Seattle, WA US
Patent application number | Description | Published |
---|---|---|
20150356240 | Self-Assembling Protein Nanostructures - Synthetic nanostructures, proteins that are useful, for example, in making synthetic nanostructures, and methods for designing such synthetic nanostructures are disclosed herein. | 12-10-2015 |
Jacob B. Bale, Seattle, WA US
Patent application number | Description | Published |
---|---|---|
20160122392 | POLYPEPTIDES FOR USE IN SELF-ASSEMBLING PROTEIN NANOSTRUCTURES - Synthetic nanostructures, polypeptides that are useful, for example, in making synthetic nanostructures, and methods for using such synthetic nanostructures are disclosed herein. | 05-05-2016 |
Mark Bale, Cambridgeshire GB
Patent application number | Description | Published |
---|---|---|
20090302331 | OPTOELECTRONIC DISPLAY AND METHOD OF MANUFACTURING THE SAME - An optoelectronic display comprising a plurality of pixels, each pixel comprising a plurality of sub-pixels, wherein the optoelectronic display comprises a colour-forming layer which is patterned providing a plurality of discrete colour-forming regions in a two-dimensional array, and wherein an addressing array is provided for addressing the discrete colour-forming regions, at least some of the discrete colour-forming regions having portions which are separately addressable by the addressing array, each portion defining a sub-pixel of the optoelectronic display. | 12-10-2009 |
Mark Bale, Wells GB
Patent application number | Description | Published |
---|---|---|
20100102300 | Active Matrix Optical Device - An active matrix organic optical device comprising a plurality of organic thin film transistors and a plurality of pixels disposed on a common substrate, wherein a common bank layer is provided for the organic thin film transistors and the pixels, the common bank layer defining a plurality of wells, wherein some of the wells contain the organic semiconducting material of the organic thin film transistors therein and others of the wells contain organic optically active material of the pixels therein. | 04-29-2010 |
20100264408 | Organic Thin Film Transistors, Active Matrix Organic Optical Devices and Methods of Making the Same - A method of manufacturing an organic thin film transistor, comprising: providing a substrate comprising source and drain electrodes defining a channel region; forming a patterned layer of insulting material defining a well surrounding the channel region; depositing a protective layer in the well; subjecting exposed portions of the patterned layer of insulating material to a de-wetting treatment to lower the wettability of the exposed portions; removing the protective layer; and depositing organic semiconductive material from solution into the well. | 10-21-2010 |
20100314614 | Organic Thin Film Transistors, Active Matrix Organic Optical Devices and Methods of Making the Same - A method of manufacturing an organic thin film transistor, comprising: providing a substrate comprising source and drain electrodes defining a channel region; subjecting at least the channel region to a cleaning treatment step; and depositing organic semiconductive material from solution into the channel region by inkjet printing. | 12-16-2010 |
Michael R. Bale, Allegan, MI US
Patent application number | Description | Published |
---|---|---|
20100179040 | Non-Disassembling Intersecting Partition Matrix and Method of Manufacture - A collapsible, non-disassembling intersecting partition assembly for insertion into a container divides the space inside the container into individual cells for holding products. The assembly comprises a plurality of first slotted partitions intersecting with a plurality of second slotted partitions to form a collapsible matrix. Each of the first slotted partitions has opposed slots extending inwardly from opposed edges of the partition to facilitate folding the partition. An outer portion or tab of each folded partition is secured to one of the other partitions to prevent disassembly of the matrix. Each of the partitions has hooks and notches to help hold the assembly together. | 07-15-2010 |
Rachel Bale, London GB
Patent application number | Description | Published |
---|---|---|
20110270744 | MOBILE TANGIBLE VALUE BANKING SYSTEM - A mobile tangible value banking system is disclosed. A mobile tangible value banking system enables a consumer entity to make a withdrawal from or deposit to their bank account by physically exchanging tangible value with a banking agent and correspondingly verifying the deposit or withdrawal using a mobile device. The consumer entity and the banking agent may be mobile and free to meet in a predetermined location, which may allow banking services to enter remote areas of emerging markets. | 11-03-2011 |
Richard Bale, Calgary CA
Patent application number | Description | Published |
---|---|---|
20120026830 | METHODS AND SYSTEMS TO ELIMINATE UNDESIRABLE VARIATIONS IN TIME-LAPSE SEISMIC SURVEYS - Device and method for processing 4-dimensional (4-D) seismic traces. The method includes receiving at least two vintages of seismic traces recorded by seismic receivers for a same subsurface area, wherein said seismic receivers are located at the ocean floor; applying up-down deconvolution to each of said vintages of seismic traces to obtain a representation of a reflectivity of said subsurface area from each vintage of seismic traces; and redatuming the up-down deconvolution result of each vintage from the ocean floor to a desired water depth of the ocean to reduce one or more changes in said seismic traces associated with water layer variations between recordings of said series of seismic traces. The redatumed seismic data is used to generate one or more images representing characteristics of said subsurface area. | 02-02-2012 |
20150338536 | P-WAVE AND S-WAVE SEPARATION OF SEISMIC DATA IN THE PRESENCE OF STATICS AND IRREGULAR GEOMETRY - Methods and systems for separating P-S wave field data are described. Slowness values for the PP mode and the PS mode are estimated and are, typically, unequal based on aliased and/or irregularly sampled data. A calculation, in the space-time domain, based on a matrix of equations, generates separated P-wave and S-wave data. The separated P-wave data and S-wave data are output for further imaging. | 11-26-2015 |
Sharon Bale, Stockton On Tees GB
Patent application number | Description | Published |
---|---|---|
20120071571 | COBALT CATALYSTS - A catalyst suitable for the Fischer-Tropsch synthesis of hydrocarbons is described comprising cobalt nanocrystallites containing a precious metal promoter, dispersed over the surface of a porous transition alumina powder wherein the cobalt content of the catalyst is ≧25% by weight, the precious metal promoter metal promoter content of the catalyst is in the range 0.05 to 0.25% by weight, and the cobalt crystallites have a average size, as determined by hydrogen chemisorption, of ≧15 nm. A method for making the catalyst is also described. | 03-22-2012 |
Shridhar Bale, Ithaca, NY US
Patent application number | Description | Published |
---|---|---|
20110009354 | 5',-SUBSTITUTED ADENOSYNES PREPARATION THEREOF AND USE AS INHIBITORS OF S-ADENOSYLMETHIONINE DECARBOXYLASE - The crystal structure of the complex of S-adenosylmethionine methyl ester with hΛdoMetDC F223A, a mutant where the stacking of the aromatic rings of F7, adenine and F223 would be eliminated. The structure of this mutant with the ester shows that the ligand still maintains a syn conformation aided by pi-pi interactions to F7, hydrogen bonds to the backbone of Glu67, and electrostatic interactions. Several series of AdoMet substrate analogues with a variety of substituents at the 8 position of adenine were synthesized and analyzed for their ability to inhibit hAdoMetDC. To understand these results, virtual modeling of the enzyme inhibitor complexes and the crystal structures of human AdoMetDC with 5′-deoxy-5′-[N-methyl-N-[2-(aminooxy)ethyl]amino-8-methyl]adenosine (MAOEMA) and 5′-deoxy-5′-[N-methyl-N-[4-(aminooxy)butyl]amino-8-ethyl]adenosine (MAOBEA) at the active site have been determined experimentally. | 01-13-2011 |
Sunil Bale, Karnataka IN
Patent application number | Description | Published |
---|---|---|
20160036626 | SYSTEM AND METHOD FOR CONTROLLER REDUNDANCY AND CONTROLLER NETWORK REDUNDANCY WITH ETHERNET/IP I/O - An apparatus includes a first controller having at least one interface and at least one processing device. The at least one interface is configured to communicate with a second controller and with a controlled network having multiple EtherNet/IP-compatible input/output (I/O) modules and multiple EtherNet/IP-compatible controlled devices. The at least one processing device is configured to detect a fault associated with the second controller while the second controller is in communication with at least one of the I/O modules and at least one of the controlled devices. The at least one processing device is also configured, upon detection of the fault associated with the second controller, to resume the communication with the at least one I/O module and the at least one controlled device without the at least one I/O module updating the at least one controlled device to a failsafe condition. | 02-04-2016 |