Shahin
Shahin Abasov, Houston, TX US
Patent application number | Description | Published |
---|---|---|
20090273599 | Systems and methods for imaging relationship data in a three-dimensional image - Systems and methods for imaging relationship data as a three-dimensional image, which include rendering a three-dimensional image of an object having at least one attribute, an input marker relative to the object, an output marker relative to the object, and an input/output relationship. A data structure comprising a data field, the data field comprising a three-dimensional image of an input marker, an output marker, an object having at least one attribute and an input/output relationship. | 11-05-2009 |
20090327970 | Systems and methods for imaging operations data in a three-dimensional image - Systems and methods for imaging operations data as a three-dimensional image, which include rendering a three-dimensional image of an object having at least one attribute, a marker in the object, and one or more operations values relative to one or more respective positions on the marker in the object. A data structure comprising a data field, the data field comprising a three-dimensional image of an object having at least attribute, a marker and one or more operations values relative to one or more respective positions on the marker in the object at a selected time. | 12-31-2009 |
20100125349 | Systems and Methods for Dynamically Developing Wellbore Plans With a Reservoir Simulator - Systems and methods for dynamically developing a wellbore plan with a reservoir simulator. The systems and methods develop a plan for multiple wellbores with a reservoir simulator based on actual and potential reservoir performance. | 05-20-2010 |
20100125443 | Systems and Methods for Running a Multi-Thread Simulation - Systems and methods for running a multi-thread simulation and evaluating the results during a simulation run to select the best thread. | 05-20-2010 |
20130024174 | Systems and Methods for Dynamically Developing Wellbore Plans With a Reservoir Simulator - Systems and methods for dynamically developing a wellbore plan with a reservoir simulator. The systems and methods develop a plan for multiple wellbores with a reservoir simulator based on actual and potential reservoir performance. | 01-24-2013 |
Shahin Akhundzada, Baku AZ
Patent application number | Description | Published |
---|---|---|
20140248855 | METHOD OF SENDING AND RECEIVING MAIL USING INTERNATIONAL MOBILE SUBSCRIBER IDENTITY - A method of providing an email service for any International Mobile Subscriber Identity (IMSI). The method can be performed using mobile phones, tablets and personal computer systems. | 09-04-2014 |
Shahin Fersharaki, Weston, FL US
Patent application number | Description | Published |
---|---|---|
20140079779 | Modified Release Tranexamic Acid Formulation - A modified release dosage form for the oral administration of tranexamic acid. | 03-20-2014 |
Shahin Fesharaki, Weston, FL US
Patent application number | Description | Published |
---|---|---|
20120135079 | Modified Release Tranexamic Acid Formulation - A modified release dosage form for the oral administration of tranexamic acid. | 05-31-2012 |
20150224097 | Immediate Release Abuse Deterrent Tablet - The invention relates to an abuse deterrent immediate release tablet. | 08-13-2015 |
Shahin Gashti, Paris FR
Patent application number | Description | Published |
---|---|---|
20120131866 | PARKING SHELTER PROVIDED WITH PHOTOVOLTAIC SOLAR PANELS - The invention relates to a parking shelter ( | 05-31-2012 |
Shahin Jafarabadiashtiani, Waterloo CA
Patent application number | Description | Published |
---|---|---|
20110141160 | COMPENSATION TECHNIQUE FOR LUMINANCE DEGRADATION IN ELECTRO-LUMINANCE DEVICES - A method and system for compensation for luminance degradation in electro-luminance devices is provided. The system includes a pixel circuit having a light emitting device, a storage capacitor, a plurality of transistors, and control signal lines to operate the pixel circuit. The storage capacitor is connected or disconnected to the transistor and a signal line(s) when programming and driving the pixel circuit. | 06-16-2011 |
20110248980 | CIRCUIT AND METHOD FOR DRIVING AN ARRAY OF LIGHT EMITTING PIXELS - A technique for driving a column of pixels that include light emitting elements. The technique incorporates feedback data provided from feedback data sources connected to the data line and to feedback line of the array, pixel driving circuit with feedback path. The technique can also include block of the reference elements for input signal corrections. | 10-13-2011 |
20130334979 | PIXEL DRIVER CIRCUIT WITH LOAD-BALANCE IN CURRENT MIRROR CIRCUIT - A pixel circuit for use in a display comprising a plurality of pixels is provided. The load-balanced current mirror pixel circuit can compensate for device degradation and/or mismatch, and changing environmental factors like temperature and mechanical strain. The pixel circuit comprises a pixel drive circuit comprising, switching circuitry, a current mirror having a reference transistor and a drive transistor, the reference transistor and the drive transistor each having a first and second node and a gate, the gate of the reference transistor being connected to the gate of the drive transistor; and a capacitor connected between the gate of the reference transistor and a ground potential, and a load connected between the current mirror and a ground potential, the load having a first load element and a second load element, the first load element being connected to the first node of the reference transistor and the second load element being connected to the first node of the drive transistor. | 12-19-2013 |
20140028738 | CIRCUIT AND METHOD FOR DRIVING AN ARRAY OF LIGHT EMITTING PIXELS - A technique for driving a column of pixels that include light emitting elements. The technique incorporates feedback data provided from feedback data sources connected to the data line and to feedback line of the array, pixel driving circuit with feedback path. The technique can also include block of the reference elements for input signal corrections. | 01-30-2014 |
20140232623 | COMPENSATION TECHNIQUE FOR LUMINANCE DEGRADATION IN ELECTRO-LUMINANCE DEVICES - A method and system for compensation for luminance degradation in electro-luminance devices is provided. The system includes a pixel circuit having a light emitting device, a storage capacitor, a plurality of transistors, and control signal lines to operate the pixel circuit. The storage capacitor is connected or disconnected to the transistor and a signal line(s) when programming and driving the pixel circuit. | 08-21-2014 |
20150097874 | CIRCUIT AND METHOD FOR DRIVING AN ARRAY OF LIGHT EMITTING PIXELS - A technique for driving a column of pixels that include light emitting elements. The technique incorporates feedback data provided from feedback data sources connected to the data line and to feedback line of the array, pixel driving circuit with feedback path. The technique can also include block of the reference elements for input signal corrections. | 04-09-2015 |
Shahin Kassai, Tehran IR
Patent application number | Description | Published |
---|---|---|
20090101753 | Device for compensation of the Tail rotor in a helicopter - According to the present invention, In case of tail rotor failure in a helicopter, pilot will activate Cockpit control unit which is installed in cockpit, wherein said unit contains activation switch and electronic circuits that automatically performs steps of: determining and releasing a predetermined pressurized gas from a capsule, wherein said capsule is located within the helicopter, and wherein said predetermined pressurized gas is based on a level of pressure in said capsule, and feedback received form yaw movement; and thereby compensating tail rotors torque and stabilizing said helicopter. | 04-23-2009 |
20100038479 | EMERGRNCY LANDING APPARATUS - The present invention discloses an apparatus for emergency landing comprising: an extraction vehicle ( | 02-18-2010 |
Shahin Keller, Lexington Park, MD US
Patent application number | Description | Published |
---|---|---|
20120264673 | Environmentally friendly, multi-purpose refluxing cleaner - A solvent blend cleaner useful for reflux cleaning of chemical manufacturing equipment, including that used in manufacturing pharmaceuticals, comprises a blend of environmentally friendly and safe solvents selected on the basis of specific criteria, such as vapor pressure, vapor density, boiling point, specific heat, and heat of vaporization, among other things; achieves excellent cleaning even upon further dilution with water; and avoids the disadvantages associated with the use of conventional commodity solvents in reflux cleaning methods. Desired solvency, cleaning and wetting properties of the inventive formulations in use can be achieved through blending of solvents having the selected criteria. Additives, such as surfactants, can be added to enhance cleaning and lower solvent requirements. | 10-18-2012 |
Shahin Kellor, St. Louis, MO US
Patent application number | Description | Published |
---|---|---|
20100248287 | DECONTAMINATION OF PRION-CONTAMINATED SURFACES WITH PHENOLS - A method of decontaminating a surface or liquid which is contaminated with prions includes treating the surface with a composition which includes one or more phenol. Phenols which are particularly effective include p-chloro-m-xylanol, thymol, triclosan, 4-chloro, 3-methylphenol, pentachlorophenol, hexachlorophene, 2,2-methyl-bis(4-chlorophenol), and p-phenylphenol. | 09-30-2010 |
Shahin Khani, Pleasant Hill, CA US
Patent application number | Description | Published |
---|---|---|
20130006804 | WEB BASED SYSTEM AND METHOD FOR REVERSE TRADING TRANSACTIONS - An internet server or web server based trading system that is designed to facilitate barter type trade transactions. In addition to accommodating standard type trade searches that allows users to browse for items or services that the user wants or needs, the system also has a unique reverse trading system, here called “Wishtrades”, that also allows a user to enter in what the user has, and receive a list of items or services that can be traded for what the user has. The invention also has additional features, such as integration with social networks and geographic proximity based searching to improve reliability, as well as various automatic search features designed to allow the system to continually look for potential beneficial trades when the user is not online, and to notify the user when such trades are detected. | 01-03-2013 |
Shahin Kharrazi, Portland, OR US
Patent application number | Description | Published |
---|---|---|
20120056993 | Dental Field Visualization System with Improved Ergonomics - A dentist's field visualization system for acquiring, processing and displaying images and full-motion video from an intraoral camera on a heads-up display. | 03-08-2012 |
Shahin Korangy, Potomac, MD US
Patent application number | Description | Published |
---|---|---|
20140200913 | Method, System, And Apparatus For Providing Remote Healthcare - A method, system and apparatus for delivering remote healthcare via a communication network. | 07-17-2014 |
Shahin Mehdizad Taleie, San Diego, CA US
Patent application number | Description | Published |
---|---|---|
20100295581 | BUFFER WITH ACTIVE OUTPUT IMPEDANCE MATCHING - Techniques for designing a buffer capable of working with low supply voltages, and having active output impedance matching capability to optimize power delivery to a wide range of loads. In an exemplary embodiment, cascode transistors are provided in a buffer architecture employing common-source transistors having unequal width-to-length ratios (W/L) and a resistance having a corresponding fixed ratio to the load. At least one of the cascode transistors may be dynamically biased to minimize a difference between the drain voltages of the common-source transistors. In a further exemplary embodiment, the output impedance of the buffer may be actively tuned by selectively enabling a set of tuning transistors coupled in parallel with the load. Further techniques for providing a calibration mode and an operation mode are described. | 11-25-2010 |
20110074615 | WIDEBAND DIGITAL TO ANALOG CONVERTER WITH BUILT-IN LOAD ATTENUATOR - A circuit for digital-to-analog conversion is described. The circuit includes a digital-to-analog converter (DAC). The DAC includes a double cascaded current source and a differential current-mode switch (DCMS). The circuit further includes a direct current (DC) offset stage. The circuit also includes a load attenuator. The double cascaded current source may be between the DCMS and a rail voltage. | 03-31-2011 |
20130076436 | LOAD DETECTING IMPEDANCE MATCHING BUFFER - A buffer amplifier has a power on state and a sleep state. During regular operation a coupling state of a load to an output node is detected using feedback voltage. In a sleep mode and in a power collapse mode a detection current is injected into the output node, to produce a voltage, and the coupling state of the load is detected from the voltage. Optionally, the detection current and detecting of the voltage on the output node is enables by a low duty cycle clock. Optionally, signals generated in detecting the coupling state are qualified through a debounce circuit. | 03-28-2013 |
20150349793 | DIGITAL CALIBRATION OF TRANSMIT DIGITAL TO ANALOG CONVERTER FULL SCALE CURRENT - A method and apparatus for a method of calibrating a transmit digital to analog converter full-scale current. The method comprises generating a tuned reference current and then calibrating the tuned reference current to a selected value in order to produce a predetermined current value. The calibration further comprises dividing a reference voltage input over a resistor string. A band gap current is then generated using the divided reference voltage input. A tuned current output is then produced from a current steering digital to analog converter with the tuned output current stored in a register. The reference current for the transmit DAC is then generated based on the stored tuned output current. | 12-03-2015 |
Shahin Mehdizad Taleie, Laguna Nigel, CA US
Patent application number | Description | Published |
---|---|---|
20120306575 | SWITCHED-CAPACITOR DC BLOCKING AMPLIFIER - A switched-capacitor DC blocking amplifier is disclosed. In an embodiment, an integrated circuit is provided that includes an amplifier having an amplifier input and an amplifier output, a capacitor connected to the amplifier input and configured to receive an input signal, and a switched capacitor circuit coupled to provide a resistance between the amplifier input and the amplifier output. In one implementation, the switched capacitor circuit is configured with a feed forward circuit to reduce aliasing. In another implementation, the switched capacitor circuit includes a switched impedance circuit to reduce noise. | 12-06-2012 |
Shahin Mojtabaee Tabatabaee, Tehran IR
Patent application number | Description | Published |
---|---|---|
20130094070 | Optological Gates - In this invention truth logic is defined as that “Light existence=TRUE” and “NO light or Dark=FALSE”. And through the optical principles (: “Fraunhofer” single slit & “Young” double slits light diffraction pattern), I have designed logical function gates (AND, OR, XOR & NOT), using the optical equipments and a coherent light beam (Laser beam), with no interference of any electronic circuits or devices. This design would lead us to make Optological Gates which run at the light speed, so we would have logical function gates with very high speed. | 04-18-2013 |
Shahin Nudehi, Valparaiso, IN US
Patent application number | Description | Published |
---|---|---|
20160090658 | THERMAL ELECTROLYTIC PRODUCTION - Systems, methods, and other embodiments associated with thermal electrolytic production. According to one embodiment, a system includes a tower having an active reflux evaporator and a condenser system. The active reflux evaporator having a distributor pump assembly and an absorber. The distributor pump assembly pumps a heat pipe liquid metal to a distributor. The absorber receives the liquid metal from the distributor. The absorber facilitates evaporation of the liquid metal to form an evaporated metal. The condenser system includes a thermal load and a liquid pump assembly. The thermal load condenses the evaporated metal back to the liquid metal. The liquid pump assembly actively pumps the liquid metal to the distributor pump assembly. | 03-31-2016 |
Shahin Pourrahimi, Brookline, MA US
Patent application number | Description | Published |
---|---|---|
20130012393 | APPARATUS TO CONFINE A PLURALITY OF CHARGED PARTICLES - The present invention is an apparatus to confine a plurality of charged particles that include a plurality of coil heads that includes a plurality of superconducting coils, a bobbin and a plurality of insulation material and a plurality of support legs that include 2 support legs that are in conductive contact with each coil head and 2 support legs that are in physical contact with each coil head. The apparatus includes a base with a cryocooler inlet and a vacuum flange and a conductive cold element that is in the interior of the base, the conductive cold element is attached to the conductive rods of the 2 support legs that are in conductive contact with each coil head and the superconducting coils. | 01-10-2013 |
20150135732 | CRYOGENIC THERMAL STORAGE - A method, a system, and an article of manufacture are disclosed for cryogenic cooling of systems operating at cryogenic temperatures or higher. Applications of this disclosure are as varied as trucking of meat and vegetable to mine sweeping and MRI systems. A cooling network is formed by coupling blocks of Thermal Energy Storage (TES) modules together with optional thermal switches or valves and optionally with an active cooling component to maintain a cryogenic temperature in a cryostat. The TES modules are combinations of thermal conducting elements to conduct heat and solid storage elements to absorb heat. The cooling component may be one or more cryocoolers for steady state and transient heat transfer conditions and may be coupled with the TES modules via thermal shunt connections. The thermal switches or valves may be deployed within the thermal shunts to control the flow of heat between different TES modules and cooling components, thus reconfiguring the cooling network. | 05-21-2015 |
20150226817 | VERSATILE SUPERCONDUCTING MAGNET FOR EXTREMITIES MAGNETIC RESONANCE IMAGING - A method, a system, and an article of manufacture are disclosed for obtaining imaging data from human extremities using an Extremities MRI (EMRI) system configured to accommodate both legs of a patient during scanning by providing multiple bores, including a scanning bore and one or more non-scanning bores, deployed within an actively or passively shielded, Cryogen-Free (CF), cooled superconducting electromagnet. In various embodiments, the non-scanning bores are located between field or main coils and shield coils, and the cross sections of the bores may be circular, oval, or any other appropriate and useful geometric shape. The longitudinal axis of extra bores may or may not be parallel to the longitudinal axis of the scanning bore. In various embodiments, the EMRI system may have a passively shielded superconducting magnet in which the other leg may be placed between the outside of a cryostat of the superconducting magnet and the ferromagnetic shield components. | 08-13-2015 |
20150243423 | SUPERCONDUCTING MAGNET OPERATING IN OCCASIONAL IDLING MODE - Methods and systems are disclosed for saving energy while a superconducting magnet system is not being used and for reducing the time required for the re-establishment of the operating conditions of the system. Traditionally, during an inactive time interval, the temperature of the magnet coils is not allowed to rise, and the system is kept ON, in operating conditions. This results in wasting a large amount of energy for keeping the magnet coils at cryogenic temperatures. Turning the system OFF has never been an option since re-establishment of the operating conditions is very time consuming and costly. The present disclosure offers methods and systems that allow idling of a system in temperatures higher than the magnet coils' intended operating temperature, which results in noticeable savings. | 08-27-2015 |
20150346299 | DISCHARGE CONTROLLED SUPERCONDUCTING MAGNET - A Cryogen-Free (CF) type MRI superconducting magnet system capable of monitoring the conditions of the system components and, in case of a foreseeable quench, discharging the superconducting magnet at any desired discharge voltage before occurrence of quench. | 12-03-2015 |
Shahin Raffi, New York, NY US
Patent application number | Description | Published |
---|---|---|
20120301443 | METHODS FOR DEVELOPING ENDOTHELIAL CELLS FROM PLURIPOTENT CELLS AND ENDOTHELIAL CELLS DERIVED - Disclosed herein is a method for developing human endothelial cells (ECs) from human embryonic stem cells (ESCs). The method is based on inhibition of TGF signaling following mesoderm induction and during vascular differentiation of hESC-derived cells. Also disclosed herein is a substantially pure and stable population of ECs that maintains a high degree of proliferation and phenotypic homogeneity for extended culture periods. Related pharmaceutical compositions and therapeutic methods are also disclosed. A reporter hESC line useful for tracking the development of ECs is also provided. | 11-29-2012 |
20150361398 | REPROGRAMMING OF HUMAN ENDOTHELIUM INTO HEMATOPOIETIC MULTI-LINEAGE PROGENITORS BY DEFINED FACTORS - The invention is directed to generation of hematopoietic multi-lineage progenitors (HMLPs) from endothelial cells (ECs) by effecting forced expression of certain transcription factors in the ECs and culturing the ECs in serum free media in the presence of endothelial feeder cells. The HMLPs generated in accordance with this invention can produce erythroid, lymphoid, myeloid, and megakaryocyte cells. These generated HMLPs can be used in therapeutic treatment of disorders including hematopoietic conditions. | 12-17-2015 |
Shahin Rafil, New York, NY US
Patent application number | Description | Published |
---|---|---|
20100093081 | METHODS AND COMPOSITIONS FOR PROMOTING SURVIVAL & PROLIFERATION OF ENDOTHELIAL CELLS & STIMULATING ANGIOGENESIS - The present invention relates to adenovirus E4ORF 1 gene and to endothelial cells engineered to express the E40RF 1 gene. The present invention also relates to uses of the E40RF 1 gene, and cells expressing the E40RF1 gene, and to compositions comprising the E4ORF 1 gene, or comprising cells expressing the E4ORF 1 gene. | 04-15-2010 |
20110184043 | INHIBITION OF ANGIOGENESIS - The present invention relates to the microRNA miR-126 and to inhibitors of miR-126 that regulate angiogenesis. The present invention provides compositions and methods for the inhibition of miR-126 and for the inhibition of angiogenesis in vivo. | 07-28-2011 |
Shahin Saadati, Santa Clara, CA US
Patent application number | Description | Published |
---|---|---|
20090307162 | METHOD AND APPARATUS FOR AUTOMATED ASSISTANCE WITH TASK MANAGEMENT - The present invention relates to a method and apparatus for assisting with automated task management. In one embodiment, an apparatus for assisting a user in the execution of a task, where the task includes one or more workflows required to accomplish a goal defined by the user, includes a task learner for creating new workflows from user demonstrations, a workflow tracker for identifying and tracking the progress of a current workflow executing on a machine used by the user, a task assistance processor coupled to the workflow tracker, for generating a suggestion based on the progress of the current workflow, and a task executor coupled to the task assistance processor, for manipulating an application on the machine used by the user to carry out the suggestion. | 12-10-2009 |
Shahin Shadfar, Houston, TX US
Patent application number | Description | Published |
---|---|---|
20110161834 | Systems and Methods for Restoring and Recreating a Live On-Line Session - A system and method for restoring and recreating a live, on-line session are disclosed. The method instantiates a virtual room on a server for an on-line session, in which one or more participating client computers may connect to the server and enter the virtual room to participate in the on-line session, retrieves a recording of an original on-line session, in which the recording includes a recorded state and a recorded timeline of events of the original on-line session, and restores the recorded state of the original on-line session, in which the restoring sets a state of the virtual room to the recorded state of the original on-line session. The method also begins playback of the recorded timeline of events, steps through the recorded timeline of events, receives interactive responses to events on the recorded timeline of events, in which the receiving receives interactive responses from the one or more participating client computers, and stores the interactive responses. | 06-30-2011 |
Shahin Shadfar, Orinda, CA US
Patent application number | Description | Published |
---|---|---|
20150254222 | METHOD AND APPARATUS FOR COBROWSING - A method and apparatus for cobrowsing. The method can include establishing a cobrowsing session between at least a first computing device and a second computing device, wherein the first computing device and second computing device each include a cobrowser that can reflect interactions with and remain synchronized with the cobrowser on the other computing device; receiving a request at the first computing device to add a note associated with an object of a web page of the existing website; and assembling a message at the first computing device for the note, wherein the message includes identification information for the object and information regarding content of the note. The method can be used to add a note to a website in a cobrowser where the note may be viewable to multiple users in a cobrowsing session. | 09-10-2015 |
Shahin Sharifzadeh, Menlo Park, CA US
Patent application number | Description | Published |
---|---|---|
20090213677 | Memory Cell Array - A complementary field-effect (CMOS) circuit is provided which includes a current-limiting device arranged along a power-supply bus or a ground bus of the circuit The current-limiting device is configured to prevent latch up of the CMOS circuit. More specifically, the current-limiting device is configured to maintain a junction of the parasitic pnpn diode structure as reverse-biased. A method is also provided which includes creating a current-voltage plot of a pnpn diode arranged within a first CMOS circuit which is absent of a current-limiting device arranged along a power bus of the circuit. In addition, the method includes determining a holding current level from the current-voltage plot and sizing a current-limiting device to place along a power bus of a second CMOS circuit comprising similar design specifications as the first CMOS circuit such that the current through the second CMOS circuit does not exceed the holding current level. | 08-27-2009 |
20130135954 | MEMORY CELL ARRAY LATCHUP PREVENTION - A complementary field-effect (CMOS) circuit is provided which includes a current-limiting device arranged along a power-supply bus or a ground bus of the circuit. The current-limiting device is configured to prevent latch up of the CMOS circuit. More specifically, the current-limiting device is configured to maintain a junction of the parasitic pnpn diode structure as reverse-biased. A method is also provided which includes creating a current-voltage plot of a pnpn diode arranged within a first CMOS circuit which is absent of a current-limiting device arranged along a power bus of the circuit. In addition, the method includes determining a holding current level from the current-voltage plot and sizing a current-limiting device to place along a power bus of a second CMOS circuit comprising similar design specifications as the first CMOS circuit such that the current through the second CMOS circuit does not exceed the holding current level. | 05-30-2013 |
20140098598 | MEMORY CELL ARRAY LATCHUP PREVENTION - A current-limiting device may be configured to be placed along a power-supply bus to limit current through a first complimentary-metal-oxide semiconductor (CMOS) circuit coupled to the power-supply bus so that current does not exceed a trigger current level of a pnpn diode in a second CMOS circuit coupled to the power bus. | 04-10-2014 |
20140211547 | MEMORY CELL ARRAY LATCHUP PREVENTION - A memory including current-limiting devices and methods of operating the same to prevent a spread of soft errors along rows in an array of memory cells in the memory are provided. In one embodiment, the method begins with providing a memory comprising an array of a plurality of memory cells arranged in rows and columns, wherein each of the columns is coupled to a supply voltage through one of a plurality of current-limiting devices, Next, each of the plurality of current-limiting devices are configured to limit current through each of the columns so that current through a memory cell in a row of the column due to a soft error rate event does not result in a lateral spread of soft errors to memory cells in the row in an adjacent column. Other embodiments are also provided. | 07-31-2014 |
Shahin Shayandeh, Kirkland, WA US
Patent application number | Description | Published |
---|---|---|
20150244539 | CREATING CONNECTIONS AND SHARED SPACES - Methods, computer systems, and computer-storage media are provided for connecting devices. Shared spaces may be created among one or more users and/or devices. Based on various factors including locations, histories among users, time of day, etc., spaces may be created among users such that content may be shared within the shared space. The spaces may be created using multiple technologies such that one user may connect to the space via a first identifier format while a second user may connect to the space via a second identifier format. Once created, content may be shared with one or more users of the space. Depending on privacy and/or security settings of the space, any user may invite other users to join the space. The content may be available to any participant once the space has terminated. | 08-27-2015 |
20150373468 | PROXIMITY DISCOVERY USING AUDIO SIGNALS - Various technologies pertaining to computing data that is indicative of a location of a client computing device are described herein. A client computing device is configured to capture an audio signal, the audio signature being indicative of acoustics of surroundings of the client computing device. A signature is generated based upon a high frequency portion of the captured audio signal, and the signature is compared with other signatures. The other signatures are generated based upon high frequency portions of audio signals captured by other computing devices. A determination regarding the client computing device being co-located with a second client computing device is made based upon the comparison of the signature with the other signatures. | 12-24-2015 |
Shahin Shayandeh, Bellevue, WA US
Patent application number | Description | Published |
---|---|---|
20130254749 | DYNAMICALLY PROVIDING APPLICATION ANALYTIC INFORMATION - Methods and systems for dynamically providing application analytic information are provided herein. The method includes inserting instrumentation points into an application file via an application analytic service and dynamically determining desired instrumentation points from which to collect application analytic data. The method also includes receiving, at the application analytic service, the application analytic data corresponding to the desired instrumentation points and analyzing the application analytic data to generate application analytic information. The method further includes sending the application analytic information to a client computing device. | 09-26-2013 |
20140380282 | MONITORING MOBILE APPLICATION PERFORMANCE - Aspects of the subject disclosure are directed towards monitoring application performance during actual use, particularly mobile application performance. Described is instrumenting mobile application binaries to automatically identify a critical path in user transactions, including across asynchronous-call boundaries. Trace data is logged by the instrumented application to capture UI manipulations, thread execution, asynchronous calls and callbacks, UI updates and/or thread synchronization. The trace data is analyzed to assist developers in improving application performance. | 12-25-2014 |
Shahin Sirouspour, Burlington CA
Patent application number | Description | Published |
---|---|---|
20140129040 | ADAPTIVE ENERGY MANAGEMENT SYSTEM - Systems, methods, and devices related to a microgrid system for providing power to a facility. A self-contained power system provides power to a facility using a combination of power storage elements and renewable energy sources. A connection to an external power grid may also be provided. The system optimizes power flow to the facility using power from the storage elements and the renewable energy sources and, if necessary, the external power grid. The optimization process predicts future power usage by the facility using power usage data from a predetermined time window. The optimization process can also take into account predicted energy generation amounts by the renewable energy sources. To optimize economic effects, the optimization process can also determine whether to buy and when to buy power from the external power grid. | 05-08-2014 |
Shahin Solki, San Diego, CA US
Patent application number | Description | Published |
---|---|---|
20160132084 | CIRCUITS AND METHODS PROVIDING SUPPLY VOLTAGE CONTROL BASED ON TRANSIENT LOAD PREDICTION - An apparatus and method are disclosed for providing voltage control at a load of a buck converter. The buck converter is in a feedback loop so that a reference voltage determines a pulse width modulated (PWM) signal that is fed to the buck converter, and an output voltage of the buck converter is fed back to a PWM control circuit to maintain a value of the output voltage. The load at the buck converter provides event counters to a transient load current prediction circuit, which uses a curve fitting algorithm or other adaptive control algorithm to predict a change in current at the load. The transient load current prediction circuit then manipulates the reference voltage in accordance with the predicted change in current at the load. | 05-12-2016 |
Shahin Solki, Richmond Hill CA
Patent application number | Description | Published |
---|---|---|
20100088453 | Multi-Processor Architecture and Method - Embodiments of a multi-processor architecture and method are described herein. Embodiments provide alternatives to the use of an external bridge integrated circuit (IC) architecture. For example, an embodiment multiplexes a peripheral bus such that multiple processors can use one peripheral interface slot without requiring an external bridge IC. Embodiments are usable with known bus protocols. | 04-08-2010 |
20110215823 | APPARATUS AND METHOD FOR MONITORING CURRENT FLOW TO INTEGRATED CIRCUIT IN TEMPERATURE-COMPENSATED MANNER - A circuit and method for monitoring current flow to an integrated circuit (IC), alone or mounted on a substrate, in a temperature-compensated manner. In accordance with a preferred embodiment, a plurality of resistances having substantially equal temperature coefficients establishes a ratio of an output voltage and an internally measured voltage, with the output voltage corresponding to a voltage drop across an inherent resistance within the IC or on the substrate. | 09-08-2011 |
20130147815 | MULTI-PROCESSOR ARCHITECTURE AND METHOD - Embodiments of a multi-processor architecture and method are described herein. Embodiments provide alternatives to the use of an external bridge integrated circuit (IC) architecture. For example, an embodiment multiplexes a peripheral bus such that multiple processors can use one peripheral interface slot without requiring an external bridge IC. Embodiments are usable with known bus protocols. | 06-13-2013 |
Shahin Zangodie, Hopewell Junction, NY US
Patent application number | Description | Published |
---|---|---|
20090312982 | ALIGNMENT CORRECTION SYSTEM AND METHOD OF USE - A system and method is provided for correcting alignment of a product on a tool and, more particularly, to a system and method for correcting alignment of a wafer on a chuck of a tool. The system is a tool comprising at least one contact near a circumference of the tool and a grounded contact proximate to the at least one contact. The method comprises measuring current on each branch of a circuit and calculating an angle of a wafer based on a difference in the current on each branch of the circuit. | 12-17-2009 |
Shahin Zangooie, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20100187126 | ETCHING SYSTEM AND METHOD FOR FORMING MULTIPLE POROUS SEMICONDUCTOR REGIONS WITH DIFFERENT OPTICAL AND STRUCTURAL PROPERTIES ON A SINGLE SEMICONDUCTOR WAFER - Disclosed is an electrochemical etching system with localized etching capability. The system allows multiple different porous semiconductor regions to be formed on a single semiconductor wafer. Localized etching is achieved through the use of one or more stationary and/or movable computer-controlled inner containers operating within an outer container. The outer container holds the electrolyte solution and acts as an electrolyte supply source for the inner container(s). The inner container(s) limit the size of the etched region of the semiconductor wafer by confining the electric field. Additionally, the current amount passing through each inner container during the electrochemical etching process can be selectively adjusted to achieve a desired result within the etched region. Localized etching of sub-regions within each etched region can also be achieved through the use of different stationary and/or moveable electrode structures and shields within each inner container. Also disclosed are associated method embodiments. | 07-29-2010 |
20130238112 | ALIGNMENT CORRECTION SYSTEM AND METHOD OF USE - A system and method is provided for correcting alignment of a product on a tool and, more particularly, to a system and method for correcting alignment of a wafer on a chuck of a tool. The system is a tool including at least one contact near a circumference of the tool and a grounded contact proximate to the at least one contact. | 09-12-2013 |
20130245993 | ALIGNMENT CORRECTION SYSTEM AND METHOD OF USE - A system and method is provided for correcting alignment of a product on a tool and, more particularly, to a system and method for correcting alignment of a wafer on a chuck of a tool. The system is a tool including at least one contact near a circumference of the tool and a grounded contact proximate to the at least one contact. | 09-19-2013 |