Kapre
Ravindra Kapre, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20080293207 | INTEGRATION OF NON-VOLATILE CHARGE TRAP MEMORY DEVICES AND LOGIC CMOS DEVICES - A semiconductor structure and method to form the same. The semiconductor structure includes a substrate having a non-volatile charge trap memory device disposed on a first region and a logic device disposed on a second region. A charge trap dielectric stack may be formed subsequent to forming wells and channels of the logic device. HF pre-cleans and SC1 cleans may be avoided to improve the quality of a blocking layer of the non-volatile charge trap memory device. The blocking layer may be thermally reoxidized or nitridized during a thermal oxidation or nitridation of a logic MOS gate insulator layer to densify the blocking layer. A multi-layered liner may be utilized to first offset a source and drain implant in a high voltage logic device and also block silicidation of the nonvolatile charge trap memory device. | 11-27-2008 |
20080296661 | INTEGRATION OF NON-VOLATILE CHARGE TRAP MEMORY DEVICES AND LOGIC CMOS DEVICES - A semiconductor structure and method to form the same. The semiconductor structure includes a substrate having a non-volatile charge trap memory device disposed on a first region and a logic device disposed on a second region. A charge trap dielectric stack may be formed subsequent to forming wells and channels of the logic device. HF pre-cleans and SC | 12-04-2008 |
20140098598 | MEMORY CELL ARRAY LATCHUP PREVENTION - A current-limiting device may be configured to be placed along a power-supply bus to limit current through a first complimentary-metal-oxide semiconductor (CMOS) circuit coupled to the power-supply bus so that current does not exceed a trigger current level of a pnpn diode in a second CMOS circuit coupled to the power bus. | 04-10-2014 |
Ravindra M. Kapre, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20090213677 | Memory Cell Array - A complementary field-effect (CMOS) circuit is provided which includes a current-limiting device arranged along a power-supply bus or a ground bus of the circuit The current-limiting device is configured to prevent latch up of the CMOS circuit. More specifically, the current-limiting device is configured to maintain a junction of the parasitic pnpn diode structure as reverse-biased. A method is also provided which includes creating a current-voltage plot of a pnpn diode arranged within a first CMOS circuit which is absent of a current-limiting device arranged along a power bus of the circuit. In addition, the method includes determining a holding current level from the current-voltage plot and sizing a current-limiting device to place along a power bus of a second CMOS circuit comprising similar design specifications as the first CMOS circuit such that the current through the second CMOS circuit does not exceed the holding current level. | 08-27-2009 |
20130135954 | MEMORY CELL ARRAY LATCHUP PREVENTION - A complementary field-effect (CMOS) circuit is provided which includes a current-limiting device arranged along a power-supply bus or a ground bus of the circuit. The current-limiting device is configured to prevent latch up of the CMOS circuit. More specifically, the current-limiting device is configured to maintain a junction of the parasitic pnpn diode structure as reverse-biased. A method is also provided which includes creating a current-voltage plot of a pnpn diode arranged within a first CMOS circuit which is absent of a current-limiting device arranged along a power bus of the circuit. In addition, the method includes determining a holding current level from the current-voltage plot and sizing a current-limiting device to place along a power bus of a second CMOS circuit comprising similar design specifications as the first CMOS circuit such that the current through the second CMOS circuit does not exceed the holding current level. | 05-30-2013 |
20140211547 | MEMORY CELL ARRAY LATCHUP PREVENTION - A memory including current-limiting devices and methods of operating the same to prevent a spread of soft errors along rows in an array of memory cells in the memory are provided. In one embodiment, the method begins with providing a memory comprising an array of a plurality of memory cells arranged in rows and columns, wherein each of the columns is coupled to a supply voltage through one of a plurality of current-limiting devices, Next, each of the plurality of current-limiting devices are configured to limit current through each of the columns so that current through a memory cell in a row of the column due to a soft error rate event does not result in a lateral spread of soft errors to memory cells in the row in an adjacent column. Other embodiments are also provided. | 07-31-2014 |
Subhash Kapre US
Patent application number | Description | Published |
---|---|---|
20150056250 | Adjuvant Formulations and Methods - The present invention is directed to methods for administering antigenic material to a patient as a vaccine against an infection comprising providing both an antigenic material specific to the desired immunological response desired plus an adjuvant comprised of a peptide of a sequence derived from the sequence of pneumococcal surface adhesin A protein (PsaA). Preferably the peptide comprises a sequences derived from one or more sequences of PsaA that contain the epitope regions or contiguous amino acids of SEQ ID NOs 1 or 2. The invention is also directed to vaccine compositions containing adjuvant of the invention and also adjuvant compositions of the invention. | 02-26-2015 |
Subhash Kapre, Pune IN
Subhash V. Kapre, Pune IN
Patent application number | Description | Published |
---|---|---|
20100086974 | HIGHLY PURE POLYSIALIC ACID AND PROCESS FOR PREPERATION THEREOF - The instant invention provides highly pure Polysialic acid and process for preparation thereof. | 04-08-2010 |
20100092519 | COMPOSITIONS COMPRISING POLYSACCHARIDE CONJUGATES AND THEIR USE AS VACCINES - The present invention is in the field of combination therapies, including vaccine compositions, which comprise polysaccharide-protein conjugates and outer membrane vesicles (OMVs) from commensal bacteria, particularly commensal | 04-15-2010 |
20100129881 | Antigenic Polysaccharides and Process For Their Preparation - A robust and industrial scale process to afford highly pure antigenic polysaccharides is claimed. | 05-27-2010 |
Subhash V. Kapre, Bellevue, WA US
Patent application number | Description | Published |
---|---|---|
20150056250 | Adjuvant Formulations and Methods - The present invention is directed to methods for administering antigenic material to a patient as a vaccine against an infection comprising providing both an antigenic material specific to the desired immunological response desired plus an adjuvant comprised of a peptide of a sequence derived from the sequence of pneumococcal surface adhesin A protein (PsaA). Preferably the peptide comprises a sequences derived from one or more sequences of PsaA that contain the epitope regions or contiguous amino acids of SEQ ID NOs 1 or 2. The invention is also directed to vaccine compositions containing adjuvant of the invention and also adjuvant compositions of the invention. | 02-26-2015 |
20150064768 | Systems and Methods for Virus Propagation in Cell Cultures for Vaccine Manufacture - The present invention provides a closed system to propagate virus-infected cells without the effect of shear force, while providing quicker access to nutrients than is available conventionally. This system design allows for a high density of infected cell growth to increase the virus yields and to maintain homogeneity of the contents of the main container. The system further provides a nuclease to degrade the cellular DNA prior for purification of the virus or viral components. As the system is designed for maximum containment at low risk, the live virus can be a hazardous virus such as a Bio-safety Level 3 (BSL 3), BSL 4 or BSL5 virus. | 03-05-2015 |
Subhash V. Kapre, Redmond, WA US
Patent application number | Description | Published |
---|---|---|
20150344530 | Synthetic Peptides as Carriers for Conjugation with Polysaccharides - The invention is directed to compositions and methods for the manufacture and administration of vaccines wherein the peptide comprises at least 28 amino acid residues of pneumococcal surface adhesion A and, in particular compositions, methods and tools for the conjugation of peptides with polysaccharides and other chemical agents in the formulation of vaccines. | 12-03-2015 |
Subhash Vinayak Kapre, Pune IN
Patent application number | Description | Published |
---|---|---|
20140377302 | IMMUNOGENIC COMPOSITION - The invention provides immunogenic polysaccharide protein conjugates comprising capsular polysaccharides from | 12-25-2014 |
Subhash Vinayak Kapre, Maharashtra IN
Patent application number | Description | Published |
---|---|---|
20130209503 | METHOD FOR STABILIZATION OF BIOLOGICAL MOLECULES - Thermostable polysaccharide based lyophilized vaccines are disclosed, particularly polysaccharide-protein conjugate vaccines and methods for preparation thereof. In an exemplary embodiment, a stabilized vaccine composition consists essentially of at least one polysaccharide-protein conjugate, at least one amorphous excipient, and a buffer component. | 08-15-2013 |