Hyun-Woong
Hyun Woong Choi, Seoul KR
Patent application number | Description | Published |
---|---|---|
20110271548 | HYBRID DRYING SYSTEM AND METHOD FOR CONTROLLING A HYBRID DRYING SYSTEM - Disclosed is a hybrid drying system where a cold-air drier and a desiccant drier are combined to increase drying efficiency (extent of dehumidification/power consumption), thereby shortening drying time and significantly reducing operation costs. The hybrid drying system includes a desiccant drier installed between an evaporator and a condenser and having an absorbing part configured to produce dry air from the cold-air dried air which has passed through the evaporator and a detaching part configured to supply recycled air heated by the condensation heat of the condenser as a recycling heat source ; a heat exchanger configured to heat-exchange exterior air with recycled exhaust air with the recycled air to retrieve exhaust heat; and a control unit configured to simultaneously control a cold-air drying operation and a desiccant drying operation according to the humidity and temperature of the drying chamber. The hybrid drying system is operated through a freezing cycle, a drying cycle, a drying chamber circulating cycle, and a recycling cycle. | 11-10-2011 |
Hyun Woong Choi, Suwon-Si KR
Patent application number | Description | Published |
---|---|---|
20130169528 | DISPLAY DEVICE - A display device including a display panel to display images, a bezel provided at an outside of the display panel, and a signal input unit including a camera and a microphone, wherein the signal input unit is disposed at an upper end of the bezel, is disclosed. The camera and the microphone are integrated into the display device, thereby improving installation efficiency and external appearance quality of the display device. The microphone is distant from the speaker, thereby improving performance of the microphone. | 07-04-2013 |
Hyun Woong Chung, Gyeonggi-Do KR
Patent application number | Description | Published |
---|---|---|
20160054832 | ELECTRONIC DEVICE HAVING TOUCH AREA - An electronic device includes a window panel, a touch panel of which at least a part is bent to be partitioned into a first touch area or a second touch area, and a display panel. The touch panel includes a driving signal line or a recognition signal line, and each of the first and second touch areas includes at least one of the driving signal line or the recognition signal line. | 02-25-2016 |
Hyun Woong Lee, Yongin Si KR
Patent application number | Description | Published |
---|---|---|
20120260028 | SEMICONDUCTOR MEMORY SYSTEM HAVING SEMICONDUCTOR MEMORY DEVICES OF VARIOUS TYPES AND A CONTROL METHOD FOR THE SAME - Disclosed are a semiconductor memory system having semiconductor memory devices of various types and a control method for the same. A semiconductor memory system according to an embodiment of the present invention comprises a plurality of semiconductor memory devices; and a memory controller for controlling the read-out of data programs for the plurality of semiconductor memory devices and data from the plurality of semiconductor memory devices, wherein at least two of the plurality of semiconductor memory devices differ from each other in terms of one or more of the following: the number of bits of data programmed in memory cells, the degree of integration, the manufacturer, whether they are synchronized, and whether or not encoded data is stored. | 10-11-2012 |
20150161038 | System and Method of Operation for High Capacity Solid-State Drive - A method of managing a solid-state drive. The method comprises coupling a flash memory device, serially connected with other flash memory devices to form a channel to further form a high-capacity flash memory structure, to a physical bank of a solid-state drive controller; mapping a logical address from a flash translation layer to a physical bank of the solid-state drive controller; and mapping the address in the physical bank of the solid-state drive controller to a plurality of physical addresses in the flash memory device. | 06-11-2015 |
Hyun Woong Shin, Osan-Si KR
Patent application number | Description | Published |
---|---|---|
20100083372 | IMAGE FORMING APPARATUS AND SECURITY SETTING METHOD THEREOF - An image forming apparatus and a security setting method thereof. The security setting method of the image forming apparatus includes supplying power initially to the image forming apparatus, displaying an administrator setting screen for the image forming apparatus, and changing a preset administrator password of the image forming apparatus from the displayed administrator setting screen. | 04-01-2010 |
Hyun Woong Yun, Daejeon KR
Patent application number | Description | Published |
---|---|---|
20140017567 | ANODE ACTIVE MATERIAL HAVING HIGH DENSITY AND PREPARATION METHOD THEREOF - Provided is an anode active material including lithium metal oxide particles having an internal porosity ranging from 3% to 8% and an average particle diameter (D | 01-16-2014 |
20140027679 | BIMODAL TYPE ANODE ACTIVE MATERIAL AND LITHIUM SECONDARY BATTERY INCLUDING THE SAME - Provided is an anode active material including a compound of Chemical Formula 1 below that may realize a high-density electrode and may simultaneously improve adhesion to the electrode and high rate capability, wherein the compound of Chemical Formula 1 includes first primary particles and secondary particles, and a ratio of the first primary particles to the secondary particles is in a range of 5:95 to 50:50: | 01-30-2014 |
Hyun-Woong Baek, Seoul KR
Patent application number | Description | Published |
---|---|---|
20150185549 | DISPLAY PANEL AND DISPLAY APPARATUS INCLUDING THE SAME - A display panel includes a first substrate, a second substrate which faces the first substrate and includes a light blocking pattern including a light blocking portion disposed in a display area and a peripheral area surrounding the display area, and a light transmitting portion which is disposed in the peripheral area and includes the same material as that of the light blocking portion, and a liquid crystal layer interposed between the first substrate and the second substrate, where a thickness of the light transmitting portion taken along a vertical direction in a cross section is less than a thickness of the light blocking portion taken along the vertical direction in the cross section. | 07-02-2015 |
Hyun-Woong Kim, Seoul KR
Patent application number | Description | Published |
---|---|---|
20120234577 | HIGH FREQUENCY POWER CABLE - Disclosed is a high frequency power cable including a central conductor centered in the cable having a plurality of metal strands twisted together in a cylindrical configuration, a conducting layer surrounding the periphery of the central conductor having a plurality of metal strands twisted together in a multilayered configuration, and an insulating layer surrounding the peripheries of the central conductor and the conducting layer. | 09-20-2012 |
20130180755 | ELECTRIC CABLE FOR NUCLEAR POWER PLANT EASY TO MONITOR CONDITION AND FABRICATION METHOD THEREOF - An electric cable for a nuclear power plant that allows easy monitoring of its condition for long term use in a nuclear power plant, and a fabrication method thereof is provided. The electric cable for a nuclear power plant includes at least one core having a conductor and an insulating body coating the conductor, and a sheath body surrounding the core, and the insulating body and the sheath body are made of the same composition. | 07-18-2013 |
20140211901 | NUCLEAR POWER PLANT CABLE AND MONITORING SYSTEM THEREFOR - The present invention relates to a nuclear power plant cable including: conductors; at least one or more insulation layers adapted to correspondingly surround the conductors; a sheath adapted to surround the insulation layers; and monitoring means adapted to monitor the states of the insulation layers or the state of the sheath in real time. | 07-31-2014 |
20140284073 | CABLE INCLUDING REINFORCEMENT ELEMENTS - The present invention relates to a cable including reinforcement elements. The cable according to the present invention includes at least one power conductors, at least one ground conductors, a semi-conducting layer configure to surround at least part of the power conductors and the ground conductors, and at least one ground check conductor insulated from the ground conductors and configured to check the ground state of the ground conductors. The ground check conductor includes a plurality of conductors, at least one reinforcement elements provided along the outer circumference of the conductors, and an insulator configured to surround the conductors and the reinforcement elements. | 09-25-2014 |
Hyun-Woong Lee, Seoul KR
Patent application number | Description | Published |
---|---|---|
20090089647 | DIGITAL DATA CODING AND RECORDING APPARATUS, AND METHOD OF USING THE SAME - A data coding apparatus and method for recording digital data on a storage device are provided, where the recording apparatus reduces the number of times that memory is accessed by storing only additional information and parity information when ECC encoded data are temporarily stored in an external memory, and performs data coding without any clock loss by scrambling only a specific field on-the-fly when the data stored in the external memory are read. | 04-02-2009 |
20090150749 | DIGITAL DATA CODING AND RECORDING APPARATUS, AND METHOD OF USING THE SAME - A method of preparing data for a storage device includes writing unencoded main data to a memory buffer; reading the unencoded main data from the memory buffer; encoding the read main data; scrambling the encoded main data to provide address and parity information; writing the address and parity information, but not the encoded main data, to the memory buffer; reading the address and parity information and the unencoded main data from the memory buffer; and scrambling the unencoded main data. | 06-11-2009 |
20140082260 | FLASH MEMORY CONTROLLER HAVING DUAL MODE PIN-OUT - A memory controller of a data storage device, which communicates with a host, is configurable to have at least two different pinout assignments for interfacing with respective different types of memory devices. Each pinout assignment corresponds to a specific memory interface protocol. Each memory interface port of the memory controller includes port buffer circuitry configurable for different functional signal assignments, based on the selected memory interface protocol to be used. The interface circuitry configuration for each memory interface port is selectable by setting a predetermined port or registers of the memory controller. | 03-20-2014 |
20140122777 | FLASH MEMORY CONTROLLER HAVING MULTI MODE PIN-OUT - A memory controller of a data storage device which communicates with a host, has channel control modules each being configurable to have at three different pinout assignments for interfacing with two different types of memory devices operating with different memory interface protocols. One pinout assignment corresponds to a memory interface protocol where memory devices can be connected in parallel with each other. Two other pinout assignments correspond respectively to inbound and outbound signals of another memory interface protocol where memory devices are serially connected with each other. In this mode of operation, one channel control module is configured to provide the outbound signals while another channel control module is configured to receive the inbound signals. Each memory port of the channel control modules includes port buffer circuitry configurable for different functional signal assignments. The configuration of each channel control module is selectable by setting predetermined ports or registers. | 05-01-2014 |
Hyun-Woong Lee, Suwon-Si KR
Patent application number | Description | Published |
---|---|---|
20090144559 | ELECTRONIC DEVICE BOOTED UP WITH SECURITY, A HASH COMPUTING METHOD, AND A BOOT-UP METHOD THEREOF - A method for authenticating a public key to execute a process with security, including: invoking a process; reading a public key from a first source; calculating a hash value of the public key with a block encryption algorithm, wherein part of the public key is an initial input value of the block encryption algorithm; reading a hash value from a second source; comparing the calculated hash value to the read hash value to determine if the public key is authentic; and executing the process if the public key is authentic. | 06-04-2009 |