Taft
Carlton Anthony Taft, Rio De Janeiro BR
Patent application number | Description | Published |
---|---|---|
20120172231 | COMPOSITE SUPERCONDUCTOR - A composite superconductor and methods of providing same include a superconductor powder dispersed within a conductive polymer matrix. | 07-05-2012 |
Daniel Taft, Malvern East, Vic AU
Patent application number | Description | Published |
---|---|---|
20100290651 | PULSE STIMULATION GENERATION METHOD - A method of generating stimulation pulses for application by an auditory prosthesis. The method comprises: processing an audio input to obtain time shifted frequency data in which frequency data of one or more frequencies is temporally shifted relative to one or more other frequencies, the time shifted frequency data of each frequency representing the variation in energy at the frequency over time, and generating stimulation pulses to be applied by the auditory prosthesis from the time shifted frequency data. | 11-18-2010 |
Robert C. Taft, Munich DE
Patent application number | Description | Published |
---|---|---|
20140266319 | CAPACITIVE HIGH PASS PRE-EMPHASIS CIRCUIT - Some aspects of the disclosure are directed to a transmission circuit that includes a main driver. The transmission circuit also includes a plurality of capacitive modules connected in parallel to the main driver. A controller also is included that is coupled to the plurality of capacitive modules. The controller selectively enables and disables each capacitive module to implement a target amount of pre-emphasis. | 09-18-2014 |
20140285931 | INDUCTIVE ISOLATION OF CAPACTIVE LOAD IN AMPLITUDE LIMITERS - An amplitude limiter circuit includes an inductor and a shunt circuit. The inductor has a first terminal connected to an input node. The shunt circuit is connected to a second terminal of the inductor and also is connected to a low impedance node. If an overvoltage condition forms on the input node, the shunt circuit forms an overvoltage current path from the input node, through the inductor, through the shunt circuit and to low impedance node. | 09-25-2014 |
20150070080 | SYSTEM AND METHOD FOR DISTRIBUTED REGULATION OF CHARGE PUMPS - A system for providing a load current at a specific voltage to a circuit block of an integrated circuit (IC) includes a plurality of charge pumps and a control circuit to generate a control signal for each of the charge pumps. The control signal causes each of the charge pumps to be enabled, partially enabled, or disabled, and controls at least one of the charge pumps independently of the other charge pumps. | 03-12-2015 |
20150070081 | SYSTEM AND METHOD FOR REDUCTION OF BOTTOM PLATE PARASITIC CAPACITANCE IN CHARGE PUMPS - A system for providing a load current at a specific output voltage to a circuit block of an integrated circuit (IC) includes a supply node at a supply voltage, a charge pump, and a cross-coupling circuit. The charge pump includes a first a first capacitor to charge while a first clock signal is high and a second capacitor to charge while a second clock signal is high. Each of the capacitors has a top plate node, a bottom plate node, a ground node, and an intermediate node between the bottom plate node and the ground node. The cross-coupling circuit couples the intermediate node of the first capacitor to the supply node while the second clock signal is high and couples the intermediate node of the second capacitor to the supply node while the first clock signal is high. | 03-12-2015 |
Robert Callaghan Taft, Munich DE
Patent application number | Description | Published |
---|---|---|
20100073215 | UNIFIED ARCHITECTURE FOR FOLDING ADC - A system, apparatus and method for a folding analog-to-digital converter (ADC) are described. The general architecture of the folding ADC includes an array ( | 03-25-2010 |
20100090876 | CONTINUOUS SYNCHRONIZATION FOR MULTIPLE ADCS - A system, apparatus and method for continuous synchronization of multiple ADC circuits is described. The ADC circuits can be arranged in a master-slave configuration within the system so that the converter clock is subdivided into slower speeds for the data output clock or for the control of de-multiplexing the outputs onto a wider bus, while maintaining ADC-to-ADC synchronization resilient to perturbations from noise and other upset sources. The configuration of the ADCs in the master-slave configuration can be varied according to overall system requirements in any one of a sequential configuration, a parallel configuration or a tree type of configuration, as well as others. Digital and/or analog timing adjustments can be made to each of the ADC circuits. The master clocking signals can be generated by a master clock generator circuit, which is either internally implemented in an ADC circuit, or externally implemented as a separate master clock generator circuit. | 04-15-2010 |
20100156691 | Unified architecture for folding ADC - A system, apparatus and method for a folding analog-to-digital converter (ADC) are described. The general architecture of the folding ADC includes an array ( | 06-24-2010 |
20100201559 | Continuous synchronization for multiple ADCs - A system, apparatus and method for continuous synchronization of multiple ADC circuits is described. The ADC circuits can be arranged in a master-slave configuration within the system so that the converter clock is subdivided into slower speeds for the data output clock or for the control of de-multiplexing the outputs onto a wider bus, while maintaining ADC-to-ADC synchronization resilient to perturbations from noise and other upset sources. The configuration of the ADCs in the master-slave configuration can be varied according to overall system requirements in any one of a sequential configuration, a parallel configuration or a tree type of configuration, as well as others. Digital and/or analog timing adjustments can be made to each of the ADC circuits. The master clocking signals can be generated by a master clock generator circuit, which is either internally implemented in an ADC circuit, or externally implemented as a separate master clock generator circuit. | 08-12-2010 |
Ryan J. Taft, St. Lucia AU
Patent application number | Description | Published |
---|---|---|
20110263687 | RNA MOLECULES AND USES THEREOF - The present invention relates to substantially single-stranded isolated RNA molecules comprising 18 to 19 contiguous nucleotides that corresponds to a non-protein-coding genomic DNA sequence located between −60 and +120 nucleotides from a transcription start site in a mammalian genome. Specifically, the isolated RNA molecules have a high GC content (>60%), are nuclear specific, and may be associated with aberrant gene regulation and/or transcription in various mammalian diseases and conditions. The isolated RNA molecules, modified RNA molecules and fragments thereof may be particularly useful for the diagnosis, prognosis and treatment of diseases such as Crohn's disease, Alzheimer's disease, Parkinson's disease, rheumatoid arthritis, myocardial infarction, diabetes, congenital developmental disorders, coronary heart disease and cancer such as breast cancer, lymphoma, leukemia, aggressive metastatic brain cancers, colorectal cancer, gastric cancer, ovarian cancer and pituitary tumors. | 10-27-2011 |