Whang, KR
Dongmok Whang, Suwon-Si KR
Patent application number | Description | Published |
---|---|---|
20090152527 | METHOD FOR PRODUCING CATALYST-FREE SINGLE CRYSTAL SILICON NANOWIRES, NANOWIRES PRODUCED BY THE METHOD AND NANODEVICE COMPRISING THE NANOWIRES - Disclosed herein is a method for producing catalyst-free single crystal silicon nanowires. According to the method, nanowires can be produced in a simple and economical manner without the use of any metal catalyst. In addition, impurities contained in a metal catalyst can be prevented from being introduced into the nanowires, contributing to an improvement in the electrical and optical properties of the nanowires. Also disclosed herein are nanowires produced by the method and nanodevice comprising the nanowires. | 06-18-2009 |
20100140584 | METHOD FOR PRODUCING CATALYST-FREE SINGLE CRYSTAL SILICON NANOWIRES, NANOWIRES PRODUCED BY THE METHOD AND NANODEVICE COMPRISING THE NANOWIRES - Disclosed herein is a method for producing catalyst-free single crystal silicon nanowires. According to the method, nanowires can be produced in a simple and economical manner without the use of any metal catalyst. In addition, impurities contained in a metal catalyst can be prevented from being introduced into the nanowires, contributing to an improvement in the electrical and optical properties of the nanowires. Also disclosed herein are nanowires produced by the method and nanodevice comprising the nanowires. | 06-10-2010 |
20130130115 | COMPOSITE NEGATIVE ACTIVE MATERIAL, METHOD OF PREPARING THE SAME, AND LITHIUM SECONDARY BATTERY INCLUDING THE SAME - A composite negative active material including metal nanostructures disposed on one or more of a surface and inner pores of a porous carbon-based material, a method of preparing the material, and a lithium secondary battery including the material. | 05-23-2013 |
Dongmok Whang, Seoul KR
Patent application number | Description | Published |
---|---|---|
20110132002 | CORE-SHELL NANOWIRE WITH UNEVEN STRUCTURE AND THERMOELECTRIC DEVICE USING THE SAME - A core-shell nanowire with an uneven surface structure can be advantageously used in thermoelectric devices. The core-shell nanowire with the uneven surface structure includes a core region and a shell region, wherein the uneven surface structure is formed in the shell region. | 06-09-2011 |
Dong-Mok Whang, Seoul KR
Patent application number | Description | Published |
---|---|---|
20110133153 | POROUS NANOSTRUCTURE AND METHOD OF MANUFACTURING THE SAME - Provided are a porous nanostructure and a method of manufacturing the same. The porous nanostructure includes a plurality of pores disposed on an exterior surface of a nanostructure, wherein at least a portion of the plurality of pores extend inside the nanostructure. | 06-09-2011 |
20110244662 | METHOD OF MANUFACTURING GRAPHENE BY USING GERMANIUM LAYER - A method of manufacturing graphene includes forming a germanium layer on a surface of a substrate, and forming the graphene directly on the germanium layer by supplying carbon-containing gas into a chamber in which the substrate is disposed. | 10-06-2011 |
20110297202 | NANO STRUCTURE INCLUDING DISCONTINUOUS AREA AND THERMOELECTRIC DEVICE INCLUDING NANO STRUCTURE - A thermoelectric material including: a nanostructure; a discontinuous area disposed in the nanostructure, and an uneven portion disposed on the nano structure. | 12-08-2011 |
20120141700 | GRAPHENE STRUCTURE AND METHOD OF FABRICATING THE SAME - A graphene structure and a method of forming the same may include a graphene formed in a three-dimensional (3D) shape, e.g., a column shape, a stacking structure, and a three-dimensionally connected structure. The graphene structure can be formed by using Ge. | 06-07-2012 |
20120326115 | GRAPHENE STRUCTURE AND METHOD OF MANUFACTURING THE GRAPHENE STRUCTURE, AND GRAPHENE DEVICE AND METHOD OF MANUFACTURING THE GRAPHENE DEVICE - A graphene structure and a method of manufacturing the graphene structure, and a graphene device and a method of manufacturing the graphene device. The graphene structure includes a substrate; a growth layer disposed on the substrate and having exposed side surfaces; and a graphene layer disposed on the side surfaces of the growth layer. | 12-27-2012 |
20150144885 | GRAPHENE STRUCTURE AND METHOD OF MANUFACTURING THE GRAPHENE STRUCTURE, AND GRAPHENE DEVICE AND METHOD OF MANUFACTURING THE GRAPHENE DEVICE - A graphene structure and a method of manufacturing the graphene structure, and a graphene device and a method of manufacturing the graphene device. The graphene structure includes a substrate; a growth layer disposed on the substrate and having exposed side surfaces; and a graphene layer disposed on the side surfaces of the growth layer. | 05-28-2015 |
Dong-Mok Whang, Yongin-Si KR
Patent application number | Description | Published |
---|---|---|
20090074992 | NANOWIRE GRID POLARIZER AND METHOD OF PREPARING THE SAME - Provided are a method of preparing a nanowire grid polarizer, and a nanowire grid polarizer prepared using the same. The method includes: mixing a surfactant and a silica precursor to prepare a mesoporous film composition; coating the mesoporous film composition on a substrate; aging the coated product to form a silica template composite; removing the surfactant inside the silica template composite to prepare a mesoporous material having channels; and filling the channels of the mesoporous material with metal. The method is suitable for the formation of a nanowire having a stable structure, mass production, and large-area production. | 03-19-2009 |
Dong-Mok Whang, Suwon-Si KR
Patent application number | Description | Published |
---|---|---|
20100213434 | METHOD OF SYNTHESIZING NANOWIRES - A method of synthesizing a nanowire. The method includes disposing a first oxide layer including germanium (Ge) on a substrate, forming a second oxide layer including a nucleus by annealing the first oxide layer, and growing a nanowire including Ge from the nucleus by a chemical vapor deposition (“CVD”) method. | 08-26-2010 |
20110114894 | COMPOSITE STRUCTURE AND METHOD OF MANUFACTURING THE SAME - A composite structure and a method of manufacturing the composite structure. The composite structure includes a graphene sheet; and a nanostructure oriented through the graphene sheet and having a substantially one-dimensional shape. | 05-19-2011 |
20110121264 | COMPOSITE STRUCTURE OF GRAPHENE AND NANOSTRUCTURE AND METHOD OF MANUFACTURING THE SAME - A composite structure includes; graphene and at least one substantially one-dimensional nanostructure disposed on the graphene. | 05-26-2011 |
20130134361 | GRAPHENE BALL STRUCTURE AND METHOD OF MANUFACTURING THE SAME - A graphene dot structure and a method of manufacturing the same. The graphene dot structure includes a core including a semiconductor material; and a graphene shell formed on the surface of the core. The graphene dot structure may form a network. | 05-30-2013 |
20130139865 | COMPOSITE STRUCTURE OF GRAPHENE AND POLYMER AND METHOD OF MANUFACTURING THE SAME - A composite structure of graphene and polymer and a method of manufacturing the complex. The composite structure of graphene and polymer includes: at least one polymer structure having a three-dimensional shape; and a graphene layer formed on the at least one polymer structure. | 06-06-2013 |
20150061161 | WIRE STRUCTURE AND SEMICONDUCTOR DEVICE HAVING THE SAME, AND METHOD OF MANUFACTURING THE WIRE STRUCTURE - According to example embodiments, a wire structure includes a first wire that includes a first wire core and a first carbon shell surrounding the first wire core, and a second wire that extends in a longitudinal direction from the first wire. The first wire core has a wire shape. The first carbon shell contains carbon. | 03-05-2015 |
Hee-Chul Whang, Yongin-City KR
Patent application number | Description | Published |
---|---|---|
20150022539 | IMAGE PROCESSING DEVICE AND IMAGE PROCESSING METHOD - An image processing apparatus including a display unit including pixels and more than one core processor. Each core processor includes: a diffusion module changing first pixel data of an image signal divided according to rows and then outputting it using a threshold value corresponding to the first pixel data, generating diffusion data using a difference between the changed first pixel data and the first pixel data, and changing second pixel data and third pixel data using the diffusion data; a memory storing an image signal including the image signal divided according to rows and then outputting it and the pixel data changed in the diffusion module; and a memory controller reading an image signal including pixel data changed in the diffusion module and displaying the read image signal to the display unit. | 01-22-2015 |
In-Jun Whang, Hwaseong-Si KR
Patent application number | Description | Published |
---|---|---|
20110068370 | Power electronic devices, methods of manufacturing the same, and integrated circuit modules including the same - Power electronic devices including 2-dimensional electron gas (2DEG) channels and methods of manufacturing the same. A power electronic device includes lower and upper material layers for forming a 2DEG channel, and a gate contacting an upper surface of the upper material layer. A region below the gate of the 2DEG channel is an off region where the density of a 2DEG is reduced or zero. The entire upper material layer may be continuous and may have a uniform thickness. A region of the upper material layer under the gate contains an impurity for reducing or eliminating a lattice constant difference between the lower and upper material layers. | 03-24-2011 |
Jae Ik Whang, Daejeon KR
Patent application number | Description | Published |
---|---|---|
20120322129 | MODIFIED YEAST STRAIN AND A METHOD FOR PRODUCING SQUALENE USING THE SAME - The present invention relates to a modified yeast strain which is prepared by introducing a vector that expresses HMG-CoA reductase (hydroxymethylglutaryl CoA reductase) and farnesyl pyrophosphate synthase, and a method for producing squalene using the same. More particularly, the present invention relates to | 12-20-2012 |
Jay Hong Whang, Seoul KR
Jin-Sang Whang, Gyeonngi-Do KR
Patent application number | Description | Published |
---|---|---|
20090240305 | Apparatus controlling electrical stimulation and/or health training/monitoring - An apparatus, method, and medium for generating electrical stimulation, including an electromyogram detector detecting an electromyographic signal of a body, a fatigue index calculator calculating a fatigue index indicating a degree of muscle fatigue by converting the electromyographic signal detected by the electromyogram detector during a predetermined time unit into a frequency-domain electromyographic signal, and an electrical stimulation signal generator adjusting an electrical stimulation signal according to the calculated fatigue index and generating the electrical stimulation signal. Accordingly, a health training/monitoring apparatus can include an electrical stimulation generator adjusting an electrical stimulation signal according to a degree of fatigue and generating the electrical stimulation signal, a physical activity monitor monitoring a physical activity using at least one of a heart rate measurer and an accelerometer, and a mode selector selectively driving the electrical stimulation generator or the physical activity monitor according to an amount of the physical activity. | 09-24-2009 |
Jong Kwang Whang, Yongin-City KR
Patent application number | Description | Published |
---|---|---|
20120282845 | Substrate processing apparatus and method of operating the same - Provided is a substrate processing apparatus including a first conduit configured to supply a processing solution to a substrate loaded on a supporter, and a second conduit in fluid communication with the first conduit, the second conduit configured to supply a gas to the first conduit to be mixed with the processing solution, wherein the first conduit includes an opening to permit the processing solution mixed with the gas to be injected onto the substrate. | 11-08-2012 |
Jong O. Whang, Namyangiu-Si KR
Patent application number | Description | Published |
---|---|---|
20100218349 | TYING TOOL FOR SHOELACE - A device for binding shoelaces is disclosed. The device is provided on shoes having hook rings oppositely formed on both side of the instep thereof, the device comprising a binding member having a clutching plate formed with a clutching recess with a constant distance according to one side thereof; a receiving member having an opened slot at one side thereof so that the clutching plate is inserted in, a magnetic body attached on one side of the slot, and an installing recess formed in the direction vertical to the slot; and an adjusting member having a board typed pressing plate rotatably installed in the installing recess to be selectively attached to the magnetic body and receiving the pressing force, and a stopper protruded from one side of the pressing plate and selectively clutched in the clutching recess. According to a device for binding shoelaces of the present invention, the shoelaces may be safely bound and released since the device including a first binding member having a receiving member and a binding member which are separated from each other by pressure, a second binding member to insure the union for the end of the shoelaces, and third binding member to maintain and adjust the union for the lower end of the shoelaces. Products applied with this device may be expected the satisfaction of its users and its competitive power. | 09-02-2010 |
Juhn Sub Whang, Yongin-Si KR
Patent application number | Description | Published |
---|---|---|
20130332029 | METHOD AND APPARATUS FOR CONTROLLING FAILURE OF MOTOR-DRIVEN POWER STEERING SYSTEM - A method and apparatus of controlling failure of a Motor-Driven Power Steering (MDPS) system may include monitoring a first torque sensor signal and a second torque sensor signal detected by a torque sensor, performing a safety mode operation in which control of the MDPS may be performed such that when a fault signal of the first torque sensor signal or the second torque sensor signal may be detected, the MDPS may be controlled to decrease a steering assist power, and performing a manual mode operation in which control of the MDPS may be performed such that when a fault signal of a remaining torque sensor signal out of the first and second torque sensor signals, which was not detected during the safety mode operation, may be detected, the MDPS may be controlled to completely lose the steering assist power. | 12-12-2013 |
Keum-Chan Whang, Seoul KR
Patent application number | Description | Published |
---|---|---|
20080305818 | Adaptive Transmission Device Using Limited Feedback Information in a Mobile Communication System, and a Method Thereof - The present invention relates to an adaptive transmitting device using limited feedback information in a mobile communication system, and a method thereof. According to an exemplary embodiment of the present invention, when the base station transmits a pilot signal to the terminal, the terminal generates channel information by using the pilot signal, generates additional channel information from the channel information, and transmits the channel information and the additional channel information to the base station. The base station determines band allocation, power allocation, and modulation methods for each use by using received feedback information, and transmits modulated traffic data to the terminal according to the determined methods. | 12-11-2008 |
20140112296 | ADAPTIVE TRANSMISSION DEVICE USING LIMITED FEEDBACK INFORMATION IN A MOBILE COMMUNICATION SYSTEM, AND A METHOD THEREOF - The present invention relates to an adaptive transmitting device using limited feedback information in a mobile communication system, and a method thereof. According to an exemplary embodiment of the present invention, when the base station transmits a pilot signal to the terminal, the terminal generates channel information by using the pilot signal, generates additional channel information from the channel information, and transmits the channel information and the additional channel information to the base station. The base station determines band allocation, power allocation, and modulation methods for each use by using received feedback information, and transmits modulated traffic data to the terminal according to the determined methods. | 04-24-2014 |
20150163807 | ADAPTIVE TRANSMISSION DEVICE USING LIMITED FEEDBACK INFORMATION IN A MOBILE COMMUNICATION SYSTEM, AND A METHOD THEREOF - The present invention relates to an adaptive transmitting device using limited feedback information in a mobile communication system, and a method thereof. According to an exemplary embodiment of the present invention, when the base station transmits a pilot signal to the terminal, the terminal generates channel information by using the pilot signal, generates additional channel information from the channel information, and transmits the channel information and the additional channel information to the base station. The base station determines band allocation, power allocation, and modulation methods for each use by using received feedback information, and transmits modulated traffic data to the terminal according to the determined methods. | 06-11-2015 |
Ki-Woong Whang, Seoul KR
Patent application number | Description | Published |
---|---|---|
20100039040 | Driving Method for High Efficiency Mercury-Free Flat Light Source Structure, and Flat Light Source Apparatus - Disclosed are a new Mercury-free flat light source structure capable of enhancing and adjusting brightness, maintaining stable and uniform discharge, and improving luminous efficiency, and a large flat light source apparatus using the same Mercury-free flat light source structure as a unit cell capable of adjusting the brightness and causing local discharges in selected areas, and a driving method thereof. | 02-18-2010 |
Kyung-Hyun Whang, Daejeon-City KR
Patent application number | Description | Published |
---|---|---|
20100072672 | UV NANOIMPRINT LITHOGRAPHY PROCESS AND APPARATUS - A UV nanoimprint lithography process and its apparatus that are able to repeatedly fabricates nanostructures on a substrate (wafer, UV-transparent plate) by using a stamp that is as large as or smaller than the substrate in size are provided. The apparatus includes a substrate chuck for mounting the substrate; a stamp made of UV-transparent materials and having more than two element stamps, wherein nanostructures are formed on the surface of each element stamp; a stamp chuck for mounting the stamp; a UV lamp unit for providing UV light to cure resist applied between the element stamps and the substrate; a moving unit for moving the substrate chuck or the stamp chuck to press the resist with the element stamps and substrate; and a pressure supply unit for applying pressurized gas to some selected regions of the substrate to help complete some incompletely filled element stamps. | 03-25-2010 |
20120132266 | PHOTOELECTRIC CONVERSION DEVICE USING SEMICONDUCTOR NANOMATERIAL - Provided is a photoelectric conversion device using a semiconductor nanomaterial, which converts light energy having photon energy into electrical energy, including: a substrate, a plurality of semiconductor nanomaterials arranged on the substrate, and a metal layer that is formed on the semiconductor nanomaterial and is joined with the semiconductor nanomaterial by a schottky junction, wherein electrical energy is generated by a rectified current generated between the semiconductor nanomaterial and the metal layer joined by the schottky junction. | 05-31-2012 |
Kyung-Hyun Whang, Gangnam-Gu KR
Patent application number | Description | Published |
---|---|---|
20090250102 | PHOTOELECTRIC CONVERSION DEVICE USING SEMICONDUCTOR NANOMATERIALS AND METHOD OF MANUFACTURING THE SAME - A photoelectric conversion device using a semiconductor nanomaterial to which a rectifying action caused by a Schottky junction between semiconductor nanomaterials and metal is applied and a method of manufacturing the same are provided. The photoelectric conversion device includes a substrate, an insulating layer formed on the substrate, a nanomaterial layer made of a plurality of semiconductor nanomaterials vertically arranged between the insulating layer or horizontally arranged on the substrate, and a metal layer provided on the semiconductor nanomaterial layer to form a Schottky junction with the semiconductor nanomaterials. The electrical energy is generated by rectification generated between the semiconductor nanomaterials and the metal layer that form the Schottky junction with each other. | 10-08-2009 |
Kyung-Hyun Whang, Daejeon KR
Patent application number | Description | Published |
---|---|---|
20130003035 | APPARATUS AND METHOD FOR LITHOGRAPHY - A lithography apparatus is provided. The lithography apparatus includes: a polarizing filter that converts incident light to first polarized light having a single polarizing direction; and a photo mask that is disposed to be separated from the polarizing filter and in which a polarizing pattern having a polarization axis of a predetermined direction in order to convert the applied first polarized light to second polarized light by adjusting a transmittance of the first polarized light and a light blocking pattern that blocks the first polarized light are formed, wherein by radiating light in which a transmittance is adjusted in the photo mask, the photoresist is patterned. Thereby, a lithography apparatus that can embody patterning having repeatability is | 01-03-2013 |
20130284676 | APPARATUS FOR SELF-EXTRACTING CELLS USING MAGNETIC FIELD AND METHOD FOR SELF-EXTRACTING CELLS USING THE SAME - Disclosed is an apparatus for self-extracting a cell using a magnetic field. The apparatus for self-extracting the cell using the magnetic field according to the present invention includes a flow path casing including an upper substrate and a lower substrate having a magnetic property combined with each other, and a fluid path formed to fluidize a cell solution therein; a separation portion disposed on the fluid path and provided with a separation channel selectively passing only an effective cell that is a separation target in the cell included in the cell solution therethrough; and a magnetic field control portion forming the magnetic field in the flow path portion to separate the cell blocking the separation channel from the separation channel. | 10-31-2013 |
20130288226 | APPARATUS FOR SEPARATING CELLS USING MAGNETIC FORCE AND CELL SEPARATION METHOD USING THE SAME - An apparatus for separating cells using magnetic force includes: a separation channel portion including ferromagnetic particles, and provided with a flow path through which a cell fluid containing a plurality of cells having at least one of diamagnetic and paramagnetic properties; and a magnetic field controller that generates a magnetic field within the flow path so that the cells in the cell fluid flow within the flow path and are separated by height by a magnetic field. Accordingly, there are provided an apparatus for separating cells using magnetic force and a cell separation method using the same, by which cells can be easily separated using magnetic force. | 10-31-2013 |
Kyu-Young Whang, Daejon KR
Patent application number | Description | Published |
---|---|---|
20090164524 | SHADOW-PAGE DEFERRED-UPDATE RECOVERY TECHNIQUE INTEGRATING SHADOW PAGE AND DEFERRED UPDATE TECHNIQUES IN A STORAGE SYSTEM - Disclosed herein is a recovery method in a storage system that integrates shadow page and deferred update techniques. In our invention, for update operations that occur during a transaction, update of a page in the buffer is not immediately reflected to the database, but is deferred until the transaction is committed. Instead, we store the updated buffer page in the log volume in the unit of a page. When reading a page that does not exist in the buffer from the disk, we read the up-to-date page from the database or from the log volume. Here, the log table index is used to determine whether the up-to-date page exists in the database or in the log volume and to identify the position of the page stored in the log volume if the up-to-date page exists in the log volume. The proposed invention has the following excellent advantages. It is simple and efficient because the deferred update file does not have to be additionally accessed for correct query processing. Besides, there is no performance degradation because the position of an updated page in the database is not changed, and thus, the original clustering of logically related data is preserved. | 06-25-2009 |
20100070506 | Query Expansion Method Using Augmented Terms for Improving Precision Without Degrading Recall - A query expansion method that improves the precision without degrading the recall, uses augmented terms. The method steps expand an initial query by adding new terms that are related to each term of the initial query. The query is further expanded by adding augmented terms, which are conjunctions of the terms. A weight is assigned to each term so that the augmented terms have higher weights than the other terms. | 03-18-2010 |
Kyu-Young Whang, Daejeon KR
Patent application number | Description | Published |
---|---|---|
20100241790 | METHOD OF STORING DATA INTO FLASH MEMORY IN A DBMS-INDEPENDENT MANNER USING THE PAGE-DIFFERENTIAL - The present invention proposes an effective and efficient method of storing data called page-differential logging for flash-based storage systems. The primary characteristics of the invention are: (1) it writes only the page-differential that is defined as the difference between an original page in flash memory and an up-to-date page in memory; (2) it computes and writes the page-differential only when an updated page needs to be reflected into flash memory. When an updated page needs to be reflected into flash memory, the present invention stores the page into a base page and a differential page in flash memory. When a page is recreated from flash memory, it reads the base page and the differential page, and then, creates the page by merging the base page with its page-differential in the differential page. This invention significantly improves I/O performance of flash-based storage systems compared with existing page-based and log-based methods. | 09-23-2010 |
20120271838 | LINEAR-TIME TOP-K SORT METHOD - The present invention relates to an algorithm that retrieves only k data elements having the largest (or smallest) key values from a dataset (i.e., top-k results) in a time linearly proportional to the size of the dataset. The proposed method using the algorithm finds the top-k results using a k-sized min (or max) heap structure that maintains candidate elements of the top-k results by scanning all data elements in the dataset only once. In other words, the present invention provides a linear-time top-k sort method that finds top-k results in a time linearly proportional to the size of the dataset (i.e., O(n) time complexity), while conventional sort algorithms for finding top-k results cannot find the top-k results in a time linearly proportional to the size of the dataset (i.e., at least O(n log n) time complexity). | 10-25-2012 |
Min Cheol Whang, Goyang-Si KR
Patent application number | Description | Published |
---|---|---|
20150032382 | APPARATUS AND METHOD FOR DETERMINING DROWSY STATE - An apparatus and a method for determining a drowsy state include an information acquirer acquiring physiological information of a user, a mode determiner setting an operation mode among modes categorized according to variable applied to determine a drowsy state of the user. A threshold determiner sets a threshold for an application variable of the set mode based on data in a reference table stored in database (DB). A physiological index calculator calculates a measurement value for each of the application variables based on state information of the user acquired in real time from the information acquirer. A state determiner determines the drowsy state of the user by comparing a user table generated from the measurement value calculated for each of the application variables with the reference table. | 01-29-2015 |
Sung Jin Whang, Seoul KR
Patent application number | Description | Published |
---|---|---|
20120092926 | THREE DIMENSIONAL NON-VOLATILE MEMORY DEVICE AND METHOD OF MANUFACTURING THE SAME - A three dimensional non-volatile memory structure according to an aspect of this disclosure includes a plurality of interlayer dielectric layers and a plurality of control gates alternately stacked over a substrate, a channel formed to penetrate the plurality of interlayer dielectric layers and the plurality of control gates, a tunnel insulating layer formed to surround the channel, a plurality of floating gates disposed between the plurality of interlayer dielectric layers and the tunnel insulating layer, wherein the plurality of floating gates each have a thickness greater than a corresponding one of the interlayer dielectric layers, and a charge blocking layer disposed between the plurality of control gates and the plurality of floating gates. | 04-19-2012 |
20120146122 | 3-D NON-VOLATILE MEMORY DEVICE AND METHOD OF MANUFACTURING THE SAME - A three-dimensional (3-D) non-volatile memory device includes a plurality of word line structures extended in parallel and including a plurality of interlayer dielectric layers and a plurality of word lines that are alternately stacked over a substrate, a plurality of channels protruding from the substrate configured to penetrate the plurality of interlayer dielectric layers and the plurality of word lines, and an air gap formed between the plurality of word line structures. | 06-14-2012 |
Sung Jin Whang, Yongin-Si KR
Patent application number | Description | Published |
---|---|---|
20130049095 | SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME - A semiconductor device according to an embodiment of the present invention includes a vertical channel layer protruding upward from a semiconductor substrate, a tunnel insulating layer covering a sidewall of the vertical channel layer, a plurality of floating gates separated from each other and stacked one upon another along the vertical channel layer, and surrounding the vertical channel layer with the tunnel insulating layer interposed therebetween, a plurality of control gates enclosing the plurality of floating gates, respectively, and an interlayer insulating layer provided between the plurality of control gates. | 02-28-2013 |
Sung-Jin Whang, Gyeonggi-Do KR
Patent application number | Description | Published |
---|---|---|
20100283096 | SEMICONDUCTOR DEVICE AND METHOD FOR FABRICATING THE SAME - A semiconductor device including a conductive layer, a diffusion barrier layer formed over the conductive layer, including a refractory metal compound, and acquired after a surface treatment, and a metal silicide layer formed over the diffusion barrier layer. The adhesion between a diffusion barrier layer and a metal silicide layer may be improved by increasing the surface energy of the diffusion barrier layer through a surface treatment. Therefore, although the metal silicide layer is fused in a high-temperature process, it is possible to prevent a void from being caused at the interface between the diffusion barrier layer and the metal silicide layer. Moreover, it is possible to increase the adhesion between a conductive layer and the diffusion barrier layer by increasing the surface energy of the conductive layer through the surface treatment. | 11-11-2010 |
20110045666 | METHOD FOR FABRICATING SEMICONDUCTOR DEVICE - A method for fabricating a semiconductor device, including forming gate patterns over a substrate, forming conductive layer covering top and sidewalls of each gate pattern, forming a metal layer for a silicidation process over the conductive layer, and silicifying the conductive layer and the gate patterns using the metal layer. | 02-24-2011 |
20120170371 | PROGRAMMING METHOD OF NON-VOLATILE MEMORY DEVICE - A programming method of a non-volatile memory device that includes a string of memory cells with a plurality of floating gates and a plurality of control gates disposed alternately, wherein each of the memory cells includes one floating gate and two control gates disposed adjacent to the floating gate and two neighboring memory cells share one control gate. The programming method includes applying a first program voltage to a first control gate of a selected memory cell and a second program voltage that is higher than the first program voltage to a second control gate of the selected memory cell, and applying a first pass voltage to a third control gate disposed adjacent to the first control gate and a second pass voltage that is lower than the first pass voltage to a fourth control gate disposed adjacent to the second control gate. | 07-05-2012 |
20120213009 | NONVOLATILE MEMORY DEVICE AND OPERATING METHOD THEREOF - A nonvolatile memory device includes a channel vertically extending from a substrate, a plurality of memory cells stacked along the channel; a source region connected to a first end portion of the channel, and a bit line connected to a second end portion of the channel, wherein the first end portion of the channel that adjoins the source region is formed as an undoped semiconductor layer or a semiconductor layer doped with P-type impurities. | 08-23-2012 |
20130099304 | 3-DIMENSIONAL NONVOLATILE MEMORY DEVICE AND METHOD OF MANUFACTURING THE SAME - The device includes plural control gates stacked on a substrate, plural first channels, configured to penetrate the control gates, and plural memory layer patterns, each located between the control gate and the first channel, configured to respectively surround the first channel, wherein the memory layer patterns are isolated from one another. | 04-25-2013 |
20130161726 | NON-VOLATILE MEMORY DEVICE AND METHOD FOR FABRICATING THE SAME - A non-volatile memory device includes a channel layer vertically extending from a substrate, a plurality of inter-layer dielectric layers and a plurality of gate electrodes that are alternately stacked along the channel layer, and an air gap interposed between the channel layer and each of the plurality of gate electrodes. The non-volatile memory device may improve erase operation characteristics by suppressing back tunneling of electrons by substituting a charge blocking layer interposed between a gate electrode and a charge storage layer with an air gap, and a method for fabricating the non-volatile memory device. | 06-27-2013 |
20130168752 | NONVOLATILE MEMORY DEVICE AND METHOD FOR FABRICATING THE SAME - A nonvolatile memory device includes a substrate including a surface, a channel layer formed on the surface of the substrate, which protrudes perpendicularly from the surface, and a plurality of interlayer dielectric layers and a plurality of gate electrode layers alternately stacked along the channel layer, wherein the plurality of gate electrode layers protrude from the plurality of interlayer dielectric layers. | 07-04-2013 |
20130264629 | NONVOLATILE MEMORY DEVICE AND METHOD FOR FABRICATING THE SAME - A nonvolatile memory device includes a substrate; a channel layer projecting from a surface of the substrate, in a direction perpendicular to the surface; a tunnel dielectric layer surrounding the channel layer; a plurality of interlayer dielectric layers and a plurality of control gate electrodes alternately formed along the channel layer; floating gate electrodes interposed between the tunnel dielectric layer and the plurality of control gate electrodes, the floating gate electrodes comprising a metal-semiconductor compound; and a charge blocking layer interposed between each of the plurality of control gate electrodes and each of the plurality of floating gate electrodes. | 10-10-2013 |
20140054671 | NONVOLATILE MEMORY DEVICE AND METHOD OF FABRICATING THE SAME - This technology relates to a nonvolatile memory device and a method of fabricating the same. The nonvolatile memory device may include a pipe connection gate electrode over a substrate, one or more pipe channel layers formed within the pipe connection gate electrode, pairs of main channel layers each coupled with the pipe channel layer and extended in a direction substantially perpendicular to the substrate, a plurality of interlayer insulating layers and a plurality of cell gate electrodes alternately stacked along the main channel layers, and etch stop layers including metal silicide and formed over the pipe connection gate electrode. | 02-27-2014 |
20140054672 | NONVOLATILE MEMORY DEVICE AND METHOD OF FABRICATING THE SAME - This technology relates to a nonvolatile memory device and a method of fabricating the same. The nonvolatile memory device may include a pipe connection gate electrode configured to have a bottom buried in a groove formed in a substrate, one or more pipe channel layers formed within the pipe connection gate electrode, pairs of main channel layers each coupled to the pipe channel layer and extended in a direction substantially perpendicular to the substrate, and a plurality of interlayer insulating layers and a plurality of cell gate electrodes alternately stacked along the main channel layers, wherein the pipe connection gate electrode includes a metal silicide layer formed within the groove. The electric resistance of the pipe connection gate electrode may be greatly reduced without an increase in a substantial height by forming the metal silicide layer buried in the substrate under the pipe connection gate electrode. | 02-27-2014 |
20140054673 | NONVOLATILE MEMORY DEVICE AND METHOD FOR FABRICATING THE SAME - This technology relates to a nonvolatile memory device and a method for fabricating the same. The nonvolatile memory device may include a pipe connection gate electrode over a substrate, one or more pipe channel layers formed within the pipe connection gate electrode, pairs of main channel layers each connected with the pipe channel layer and extended in a direction substantially perpendicular to the substrate, a plurality of interlayer insulating layers and a plurality of cell gate electrodes alternately stacked along the main channel layers, and metal silicide layers configured to be in contact with the pipe connection gate electrode. The electric resistance of the pipe connection gate electrode may be greatly reduced without deteriorating the characteristics of the memory layers by forming the metal silicide layers coming in contact with the pipe connection gate electrode. | 02-27-2014 |
20140054674 | NONVOLATILE MEMORY DEVICE AND METHOD FOR FABRICATING THE SAME - This technology relates to a nonvolatile memory device and a method for fabricating the same. The nonvolatile memory device may include a pipe connection gate electrode configured to have a lower part buried in a groove formed in a substrate, one or more pipe channel layers formed within the pipe connection gate electrode, pairs of main channel layers each coupled with the pipe channel layer and extended in a direction substantially perpendicular to the substrate; and a plurality of interlayer insulating layers and a plurality of cell gate electrodes alternately stacked along the main channel layers. In accordance with this technology, a lower part of the pipe connection gate electrode is buried in the substrate. Accordingly, electric resistance may be reduced because the pipe connection gate electrode may have an increased volume without a substantial increase of the height. | 02-27-2014 |
20140370702 | SEMICONDUCTOR DEVICE AND METHOD FOR FABRICATING THE SAME - A semiconductor device including a conductive layer, a diffusion barrier layer formed over the conductive layer, including a refractory metal compound, and acquired after a surface treatment, and a metal silicide layer formed over the diffusion barrier layer. The adhesion between a diffusion barrier layer and a metal silicide layer may be improved by increasing the surface energy of the diffusion barrier layer through a surface treatment. Therefore, although the metal silicide layer is fused in a high-temperature process, it is possible to prevent a void from being caused at the interface between the diffusion barrier layer and the metal silicide layer. Moreover, it is possible to increase the adhesion between a conductive layer and the diffusion barrier layer by increasing the surface energy of the conductive layer through the surface treatment. | 12-18-2014 |
20150072491 | 3-DIMENSIONAL NONVOLATILE MEMORY DEVICE AND METHOD OF MANUFACTURING THE SAME - The device includes plural control gates stacked on a substrate, plural first channels, configured to penetrate the control gates, and plural memory layer patterns, each located between the control gate and the first channel, configured to respectively surround the first channel, wherein the memory layer patterns are isolated from one another. | 03-12-2015 |
20150079748 | NONVOLATILE MEMORY DEVICE AND METHOD FOR FABRICATING THE SAME - This technology relates to a nonvolatile memory device and a method for fabricating the same. The nonvolatile memory device may include a pipe connection gate electrode configured to have a lower part buried in a groove formed in a substrate, one or more pipe channel layers formed within the pipe connection gate electrode, pairs of main channel layers each coupled with the pipe channel layer and extended in a direction substantially perpendicular to the substrate; and a plurality of interlayer insulating layers and a plurality of cell gate electrodes alternately stacked along the main channel layers. In accordance with this technology, a lower part of the pipe connection gate electrode is buried in the substrate. Accordingly, electric resistance may be reduced because the pipe connection gate electrode may have an increased volume without a substantial increase of the height. | 03-19-2015 |
20150099337 | NONVOLATILE MEMORY DEVICE AND METHOD FOR FABRICATING THE SAME - A nonvolatile memory device includes a substrate; a channel layer projecting from a surface of the substrate, in a direction perpendicular to the surface; a tunnel dielectric layer surrounding the channel layer; a plurality of interlayer dielectric layers and a plurality of control gate electrodes alternately formed along the channel layer; floating gate electrodes interposed between the tunnel dielectric layer and the plurality of control gate electrodes, the floating gate electrodes comprising a metal-semiconductor compound; and a charge blocking layer interposed between each of the plurality of control gate electrodes and each of the plurality of floating gate electrodes. | 04-09-2015 |
20150099339 | NON-VOLATILE MEMORY DEVICE AND METHOD FOR FABRICATING THE SAME - A non-volatile memory device includes a channel layer vertically extending from a substrate, a plurality of inter-layer dielectric layers and a plurality of gate electrodes that are alternately stacked along the channel layer, and an air gap interposed between the channel layer and each of the plurality of gate electrodes. The non-volatile memory device may improve erase operation characteristics by suppressing back tunneling of electrons by substituting a charge blocking layer interposed between a gate electrode and a charge storage layer with an air gap, and a method for fabricating the non-volatile memory device. | 04-09-2015 |
Wu Song Whang, Daejeon KR
Patent application number | Description | Published |
---|---|---|
20110091947 | High-Purity Purification Method for Omega-3 Highly Unsaturated Fatty Acids - The present invention relates a high-purity purification method for omega-3 highly unsaturated fatty acids. More specifically, it relates to a high-purity purification method for omega-3 highly unsaturated fatty acids which is both environmentally friendly and easy to implement and comprises the steps of: a) preparing a fatty acid ethyl ester (FAEE) by ethanolysis of a natural oil or fat, using ethanol, in the presence of an enzyme catalyst extracted from at least one microorganism selected from the group consisting of | 04-21-2011 |
Yongnam Whang, Uiwang-Si KR
Patent application number | Description | Published |
---|---|---|
20120190402 | DUAL MODE MOBILE TERMINAL IN WIRELESS COMMUNICATION SYSTEM AND CONTROLLING METHOD THEREOF - A dual mode mobile terminal in a wireless communication system is disclosed. The present invention includes a first communication module configuring to transceive a signal with an LTE (long term evolution) network, a second communication module configuring to transceive a signal with a CDMA (code divisional multiple access) eHRPD (enhanced high-rate packet data) network, and a processor configured to process the signal corresponding to the first communication module and the signal corresponding to the second communication module, the processor, when the first communication module is activated, controlling a signal transmission event to the CDMA eHRPD network to be performed only if an RRC (radio resource control) connection to the LTE network is disconnected. | 07-26-2012 |
Yongnam Whang, Gyeonggi-Do KR
Patent application number | Description | Published |
---|---|---|
20110319123 | USER EQUIPMENT APPARATUS FOR TRANSMITTING A PLURALITY OF SIGNALS SIMULTANEOUSLY USING AT LEAST TWO WIRELESS COMMUNICATION SCHEMES AND METHOD THEREOF - A user equipment (UE) of a wireless communication system is disclosed. A second receiving module, of a second wireless communication chip, is configured for receiving a transmission power value of a first signal configured to be transmitted from a first wireless communication chip of the UE. A second transmission power value determining module, of the second wireless communication chip, is configured for determining a transmission power value of a second signal configured to be transmitted from the second wireless communication chip, the determination based on the received transmission power value of the first signal and a predefined specific absorption rate (SAR) condition, wherein the first wireless communication chip is configured for transmitting the first signal using a first wireless communication scheme, wherein the second wireless communication chip is configured for transmitting the second signal using a second wireless communication scheme simultaneously with the transmission of the first signal by the first wireless communication chip. | 12-29-2011 |
Young Ho Whang, Seoul KR
Patent application number | Description | Published |
---|---|---|
20150159884 | FLOOR HEATING PANEL AND FLOOR HEATING PANEL ASSEMBLY - The present invention relates to a floor heating panel and to a floor heating panel assembly. According to one embodiment of the present invention, the floor heating panel has a rectangular plane and includes: a plurality of water inlet/outlet tube arrangement grooves extending along the sides of the rectangle; a branch tube arrangement groove connecting the two water inlet/outlet tube arrangement grooves to each other; and an edge part disposed on one portion at which one water inlet/outlet tube arrangement groove and the other water inlet/outlet tube arrangement groove meet. The edge part includes four edge openings. Here, two of the edge openings are opened toward the water inlet/outlet tube arrangement grooves, and the other two edge openings are opened toward the outside of the panel. The two water inlet/outlet tubes are disposed in parallel in the water inlet/outlet tube arrangement grooves. | 06-11-2015 |
Youngnam Whang, Uiwang-Si KR
Patent application number | Description | Published |
---|---|---|
20110263216 | USER EQUIPMENT APPARATUS FOR SIMULTANEOUSLY TRANSMITTING SIGNALS VIA A PLURALITY OF WIRELESS COMMUNICATION CHIPS TO WHICH DIFFERENT WIRELESS COMMUNICATION SCHEMES ARE APPLIED AND METHOD FOR CONTROLLING TRANSMISSION POWER THEREOF - A user equipment apparatus for simultaneously transmitting signals from a plurality of wireless communication chips to which different wireless communication schemes are applied and a method for controlling a transmission power control of the user equipment apparatus are disclosed. The user equipment apparatus comprises a transmission mode decision module determining whether the user equipment apparatus is currently operated to transmit a signal through one wireless communication chip or simultaneously transmit signals, to which different wireless communication schemes are applied, through a plurality of wireless communication chips, and an intermodulation distortion (IMD) effect decision module determining whether a set of frequencies of the signals respectively transmitted from the plurality of wireless communication chips causes intermodulation distortion (IMD). | 10-27-2011 |
Yu-Shik Whang, Seoul KR
Patent application number | Description | Published |
---|---|---|
20110131521 | METHOD AND APPARATUS FOR PROVIDING USER INTERFACE - The apparatus includes: a memory which maintains an application driving a list of a plurality of items; a display controller which controls the list to be displayed on the screen which is divided into a plurality of areas and each of the plurality of items is located in each of the plurality of areas; a processor which detects a change of an operation progress status of the plurality of items, wherein the display controller provides a visual feedback corresponding to the operation progress status of at least one of the plurality of items in the area of a corresponding item, whose change of the operation progress status is detected. | 06-02-2011 |
20110131537 | METHOD AND APPARATUS FOR PROVIDING USER INTERFACE OF PORTABLE DEVICE - A method includes displaying a user interface for displaying a graphic and a hidden graphic in a first area; displaying a set of contents corresponding to the graphic in a second area distinguishable from the first area; detecting a user's gesture for selecting a part of the first area; enlarging the first area to include a part of the second area; displaying a plurality of graphics including the graphic and the hidden graphic in the extended first area in response to the user's gesture; detecting a user's additional gesture for moving a first graphic among the plurality of graphics; and moving the first graphic to a part of the extended first area in response to the user's additional gesture, and moving a second graphic of the plurality of graphics to an area from which the first graphic is moved out. | 06-02-2011 |
20130012268 | INTERFACE DEVICE FOR MOBILE COMMUNICATION TERMINAL AND METHOD THEREOF - An interface device is provided for a mobile communication terminal for persons who may be elderly, blind or have compromised vision. The interface device includes a directional key for navigating an object in a corresponding region, a controller for determining texts or contents corresponding to the object in the corresponding region, a converter for converting the texts or the contents corresponding to the object in the corresponding region into voice, and a speaker for outputting the converted voice corresponding to the object in the corresponding region. | 01-10-2013 |