Li, Hsinchu City
Bean-Jon Li, Hsinchu City TW
Patent application number | Description | Published |
---|---|---|
20110109902 | TRACE DETECTION DEVICE OF BIOLOGICAL AND CHEMICAL ANALYTES AND DETECTION METHOD APPLYING THE SAME - Disclosed is a trace detection device of a biological and chemical analyte, including a metal substrate, a periodic metal nanostructure on the metallic substrate, a dielectric layer on the periodic metal nanostructure, and a continuous metal film on the dielectric layer. Tuning the thickness of the dielectric layer and/or the continuous metal film to meet the laser wavelength can shift the absorption peak wavelength of the sensor, thereby further enhancing the Raman signals of the analyte molecules. | 05-12-2011 |
Chang-Ching Li, Hsinchu City TW
Patent application number | Description | Published |
---|---|---|
20120256525 | PROJECTOR SUSPENSION DEVICE - A projector suspension device includes a casing and a suspension mechanism. The casing defines a space for accommodating an optical projection engine, and the casing has a trough extending into an inside of the casing. The suspension mechanism includes a fixed rod and a movable rod, and the fixed rod is disposed inside and fixed to the casing. One end of the movable rod is connected to the fixed rod, and another end of the movable rod is fixed to a stationary object. The movable rod is slidably coupled to the fixed rod and slides relative to the fixed rod so as to be stored inside the trough or to stick out from the trough. | 10-11-2012 |
Chang-Horang Li, Hsinchu City TW
Patent application number | Description | Published |
---|---|---|
20120200235 | LAMP POWERING TECHNOLOGY - A device is designed for channeling electricity to a lamp, and adjusts downwards the amount of power channeled to the lamp as a function of available electrical energy in the source. In so doing, a reduction in the available energy in the source causes a less proportionate reduction in luminosity of the lamp. This might be accomplished by passing the electricity through a passive network of resistors and diodes on its way down to the lamp. In one example, the electrical energy source may be a battery that is powered by one or more solar panels. In that case, the device may also perform the function of protecting the battery from being overly charged. It channels downwards a greater daily lamp's energy consumption than that of daily electrical charging from the solar panels, when the available battery energy is near its full capacity. | 08-09-2012 |
20140054962 | Electric Energy Deployment Model for Solar System - An isolated mid-sized centralized photovoltaic solar station that includes a solar panel subsystem that converts photon energy into electricity, and a battery subsystem an energy reservoir to store electrical energy generated by the solar panel subsystem. A control unit regulates the output of energy from the solar panel system onto a low voltage electrical system that provides electrical power to electricity consuming devices or systems. The electrical system may operate at less than 50 volts thereby make the protection system less expensive. Furthermore, some of the batteries in the station may be mobile, so that they can be transported and used external to the station. | 02-27-2014 |
20140055056 | TECHNOLOGY TO DESENSITIZE LED LAMPS AGAINST POWER RIPPLES - An LED lamp having an operating voltage range within which if the supply voltage is provided within the operating voltage range, the LED lamp produces light in a designed light range, and which has reduced sensitization to ripples. The LED lamp includes a network of passive elements that are structured such that the I-V characteristic curve has a plateau region within the operating voltage range. For instance, a maximum slope of an I-V characteristic curve of the network is shallower within the operating voltage range than the maximum slope of an I-V characteristic curve of the network below the operating voltage range. | 02-27-2014 |
Chao-Chieh Li, Hsinchu City TW
Patent application number | Description | Published |
---|---|---|
20140282331 | UNIVERSAL DESIGN LAYOUT COMPLIANCE - Among other things, one or more techniques and systems for generating a common design rule check (DRC) rule set for verification of a design layout and for generating a common dummy insertion utility for design layout processing are provided. That is, the common DRC rule set comprises a set of design rules having design rule constraint values corresponding to a restriction threshold, such as a most restrictive value. The common dummy insertion utility is used to insert dummy polygons into a design layout according to a dummy size constraint and a dummy spacing constraint. The design layout is verified as compliant with the common DRC rule set. Once verified, the design layout can be converted from a universal design layout format to a target metal scheme to create a transformed design layout. In this way, design layouts, formatted according to the universal design layout, can be transformed to other formats. | 09-18-2014 |
20150061148 | 3D IC WITH SERIAL GATE MOS DEVICE, AND METHOD OF MAKING THE 3D IC - A die stack comprises a first integrated circuit (IC) die having at least a first device comprising a first source, a first drain and a first gate electrode above a first channel region between the first source and the first drain. A second IC die has at least a second device comprising a second source, a second drain and a second gate electrode above a second channel region between the second source and the second drain. The second gate electrode is connected to the first gate electrode by a path including a first through substrate via (TSV), the second drain connected to the first source by a path including a second TSV. | 03-05-2015 |
20150084107 | CAPACITOR DEVICE - In some embodiments, a capacitor device includes a metal-oxide-metal (MOM) capacitor array and a varactor array configured overlapping with the MOM capacitor array. The MOM capacitor array includes a first MOM capacitor unit. The first MOM capacitor unit includes a first electrode pattern and a second electrode pattern in a first metallization layer. The first electrode pattern includes a plurality of first fingers and a first bus interconnecting the plurality of first fingers. The second electrode pattern includes a plurality of second fingers and a second bus interconnecting the plurality of second fingers. The varactor array includes a first varactor unit. The first varactor unit includes a first electrode contacting region and a second electrode contacting region. The first electrode pattern contacts the first electrode contacting region. The second electrode pattern contacts the second electrode contacting region. | 03-26-2015 |
Chao-Wei Li, Hsinchu City TW
Patent application number | Description | Published |
---|---|---|
20120199862 | LIGHT EMITTING DIODE PACKAGE STRUCTURE - A light-emitting diode (LED) package structure including a carrier substrate, at least one LED chip, an optical element and a thermal-conductive transparent liquid is provided. The LED chip is disposed on the carrier substrate and has an active layer. The optical element is disposed on the substrate and forms a sealed space with the carrier substrate, and the LED chip is disposed in the sealed space. The thermal-conductive transparent liquid fills up the sealed space. | 08-09-2012 |
20130010463 | ILLUMINATION DEVICE - An illumination device including a base, a heat dissipation member, an FPC board and a plurality of light-emitting elements is provided. The heat dissipation member is disposed on the base. The heat dissipation member has a center axis and a curved surface. The center axis passes through the base and the curved surface surrounds the center axis. The FPC board is disposed on the curved surface. The light-emitting elements are disposed on the FPC board. | 01-10-2013 |
20130010472 | ILLUMINATION DEVICE AND ASSEMBLING METHOD THEREOF - An illumination device including a base, a heat dissipation member, at least one flexible printed circuit board (FPC), and a plurality of light-emitting elements is provided. The heat dissipation member disposed on the base has a central axis, a plurality of holding curvy surfaces and a plurality of heat dissipation channels extending along the central axis, wherein the holding curvy surfaces and the heat dissipation channels are staggered and arranged about the central axis, and each of the holding curvy surfaces radially extends along the central axis. The flexible printed circuit board is disposed on the holding curvy surfaces. The light-emitting elements are disposed on the flexible printed circuit board. An assembling method of the illumination device is also provided. | 01-10-2013 |
20130114243 | CEILING FIXTURE - A ceiling fixture including a first heat dissipation structure, a circuit board and a flexible light source is provided. The first heat dissipation structure has a curved surface, a containing cavity and a plurality of heat dissipation channels. Each heat dissipation channel is connected to the containing cavity and the external environment. The circuit board is disposed in the containing cavity and contacts the first heat dissipation structure. The flexible light source is disposed on the curved surface. | 05-09-2013 |
20130114252 | ILLUMINATION DEVICE, LIGHT SOURCE, AND LIGHT MODULE - An illumination device including a base, a light bar, and a cover is provided. The base has a cavity. The light bar is disposed at the bottom of the cavity and includes a plurality of dot light sources arranged along a first axial direction. The cover is assembled to the base for correspondingly covering the light bar and has a plurality of openings. The distribution density of the openings increases from a corresponding location of a dot light source towards two opposite ends along the first axial direction. A light source and a light module are also provided. Another illumination device including a base and a plurality of light sources is further provided. | 05-09-2013 |
20130168710 | SEMICONDUCTOR LIGHT SOURCE DEVICE - A semiconductor light source device is provided. The semiconductor light source device includes a light guide, at least one semiconductor light source set and at least one light transformation coupler. The light transformation coupler is disposed between the semiconductor light source set and the light guide for guiding the light emitted from the semiconductor light source set to the light guide. The light transformation coupler has an inclined surface and a curved surface. The inclined surface is a multi-level inclined surface with several slopes. | 07-04-2013 |
20130168714 | LIGHT EMITTING DIODE PACKAGE STRUCTURE - A light emitting diode package structure is provided, including a substrate, a seal assembly, an optical element, at least one light emitting diode chip, and a packaging material layer. The seal assembly is disposed on the substrate. The optical element is disposed on the seal assembly, and an enclosed space is formed between the optical element, the seal assembly, and the substrate. The light emitting diode chip is disposed on the substrate and located in the enclosed space. The packaging material layer is located in the enclosed space and at least disposed on an upper surface of the light emitting diode chip, wherein the packaging material layer includes a liquid with high viscosity and a plurality of solid particles, and the viscosity of the liquid with high viscosity is more than 3000 mPa·s. | 07-04-2013 |
20130176748 | MODULARIZED SERVER - A modularized illuminating device includes a retaining base, a lighting module, and a light guide element. The retaining base includes an elastic positioning unit. The lighting module is removably disposed on the retaining base, and has a sliding groove and a retaining groove. The light guide element is disposed on the retaining base and faces to the lighting module. When the lighting module is installed to the retaining base along a plugging direction, the elastic positioning unit slides from the sliding groove to the retaining groove to retain the lighting module in the retaining base. | 07-11-2013 |
Cheng-Syun Li, Hsinchu City TW
Patent application number | Description | Published |
---|---|---|
20140002200 | MICROMECHANICAL RESONATOR OSCILLATOR STRUCTURE AND DRIVING METHOD THEREOF | 01-02-2014 |
20140002201 | MEMS RESONATOR, MANUFACTORING METHOD THEREOF, AND SIGNAL PROCESSING METHOD USING MEMS RESONATOR | 01-02-2014 |
Cheng-Tao Li, Hsinchu City TW
Patent application number | Description | Published |
---|---|---|
20110101926 | CHARGING DEVICE - A charging device for providing an output voltage to charge a flash capacitor is provided. A transformer includes a primary winding and a secondary winding. The transformer generates a primary voltage according to an input voltage and generates a secondary voltage according to the primary voltage. A diode coupled between the secondary winding of the transformer and the flash capacitor provides the output voltage according to the secondary voltage. A current detector detects a current flowing through the primary winding of the transformer and generates a detection signal. A determining circuit generates a determining signal according to the primary voltage, the secondary voltage and a reference voltage. A control circuit switches a switch coupled between the primary winding of the transformer and a ground according to the detection signal and the determining signal, so as to control the transformer to charge the flash capacitor. | 05-05-2011 |
Chen-Yueh Li, Hsinchu City TW
Patent application number | Description | Published |
---|---|---|
20120280332 | PIXEL STRUCTURE AND METHOD FOR FABRICATING THE SAME - A method for fabricating a pixel structure is provided. A patterned semiconductor layer including a lower electrode, a doped source region, a doped drain region and a channel region is formed on a substrate. A gate dielectric layer is formed on the patterned semiconductor layer. A patterned first metal layer including a gate electrode, a scan line and a common electrode is formed on the gate dielectric layer, wherein the channel region is disposed below the gate electrode. A first dielectric layer and a first passivation layer are sequentially formed on the patterned first metal layer. A patterned second metal layer including a source, a drain and a data line is formed on the first passivation layer, wherein the data line is disposed above the common electrode, and the first dielectric layer and the first passivation layer are disposed between the data line and the common electrode. | 11-08-2012 |
Chia-Wen Li, Hsinchu City TW
Patent application number | Description | Published |
---|---|---|
20140216499 | CLEANING COMPOSITION AND METHOD FOR SEMICONDUCTOR DEVICE FABRICATION - A method of cleaning a substrate such as semiconductor substrate for IC fabrication is described that includes cleaning the semiconductor substrate with a mixture of ozone and one of an acid and a base. Exemplary acids and bases include HCl, HF, and NH | 08-07-2014 |
20140242804 | Integrated Platform for Improved Wafer Manufacturing Quality - The present disclosure relates to a method and apparatus for performing a dry plasma procedure, while mitigating internal contamination of a semiconductor substrate. In some embodiments, the apparatus includes a semiconductor processing tool having a dry process stage with one or more dry process elements that perform a dry plasma procedure on a semiconductor substrate received from an input port. A wafer transport system transports the semiconductor substrates from the dry process stage to a wet cleaning stage located downstream of the dry process stage. The wet cleaning stage has one or more wet cleaning elements that perform a wet cleaning procedure to remove contaminants from a surface of the semiconductor substrates before the semiconductor substrate is provided to an output port. The wet cleaning procedure prior removes internal contaminants of the dry process procedure from the semiconductor substrate and thereby improves wafer manufacturing quality. | 08-28-2014 |
Chien-Wei Li, Hsinchu City TW
Patent application number | Description | Published |
---|---|---|
20080237702 | LDMOS TRANSISTOR AND METHOD OF MAKING THE SAME - An LDMOS transistor includes a substrate having first conductive type, a first well having second conductive type, an isolation structure disposed on the substrate, and a deep doped region having first conductive type disposed between the first well and the substrate. The deep doped region is heavily doped, a portion of the deep doped region is disposed in the bottom portion of the first well, and the other portion of the deep doped region is disposed in the substrate. | 10-02-2008 |
Chih-Jen Li, Hsinchu City TW
Patent application number | Description | Published |
---|---|---|
20140055425 | ELECTROMAGNETIC POINTER WITH NEW TYPE ADJUSTMENT STRUCTURE - An electromagnetic pointer with a new type adjustment structure is disclosed. The electromagnetic pointer comprises at least one pen tube assembly, a tuning component at one end of the pen tube assembly, a pen tip, a core holder configured in the pen tube assembly with a surrounding coil, a ferrite core, an elastomer, a touch pin configured in the core holder and the pen tube assembly and a circuit board. The tuning component is configured to move axially along the pen tube assembly to perform tuning. | 02-27-2014 |
20140125638 | ELECTROMAGNETIC POINTER - An electromagnetic pointer is disclosed. The electromagnetic pointer includes at least one pen tube assembly, a pen tip, a core holder configured in the pen tube assembly with a surrounding coil, a ferrite core, an elastomer, a touch pin configured in the core holder and the pen tube assembly and a circuit board. | 05-08-2014 |
20140152627 | Electromagnetic Pointer and Control Method Thereof - An electromagnetic pressure-sensitive pointer is disclosed. The electromagnetic pointer comprises a pen core and an oscillating circuit. The pointer core has a pointer tip. The oscillating circuit comprises a plurality of conductive terminals and a conductor. A capacitance of the oscillating circuit is increased through the contact between the conductive terminals and the conductor as a force is applied upon the pointer tip. When pointer's tip is been pressed, the pointer's frequency will have an obvious transition while its pressure-sensitivity is maintained. | 06-05-2014 |
Ching-Sheng Li, Hsinchu City TW
Patent application number | Description | Published |
---|---|---|
20090121692 | Vibration-Reduction Fan Driving Circuit - Avibration-reduction an driving circuit is applicable to a fan that operates according to a current signal sent thereto, and is characterized in a current buffer unit connected to a drive current supplied from a power source and having a relatively large magnitude of change in current. The current buffer unit divides the original drive current into multiple continuously changing drive currents that have a relatively small magnitude of change in current, so that electric current supplied to the fan is regulated and output fractionally to achieve the purpose of reducing the vibration of fan caused by a large magnitude of change in current. | 05-14-2009 |
20150023801 | FAN SYSTEM - ROTATION SPEED CONTROL CIRCUIT AND METHOD FOR ROTATION SPEED ERROR AUTO-CALIBRATION THEREOF - A rotation speed control circuit with function of auto-calibrating rotation speed error is disclosed. The rotation speed control circuit includes a first multiplexer, a second multiplexer, an error amplifier and a current compensation circuit. In calibration mode, the rotation speed control circuit selects a calibration clock signal and a calibration voltage through the first multiplexer and the second multiplexer correspondingly according to a mode switch signal, and adjusts current value of a first current accordingly. In other words, the rotation speed control circuit utilizes the first current to compensate error of the external capacitor through the calibration clock signal fixed and the calibration voltage fixed in the duration of calibration mode, so as to avoid that aging of the external capacitor leads to rotation speed error and then affects the whole operation. | 01-22-2015 |
Chung-Hsuan Li, Hsinchu City TW
Patent application number | Description | Published |
---|---|---|
20140118311 | ELECTROMAGNETIC PEN WITH ELECTROMAGNETIC AND INK WRITING FUNCTIONS - An electromagnetic pen with electromagnetic and ink writing functions is disclosed. The electromagnetic pen includes at least one pen tube assembly, a core mechanism, a pen tip, a ferrite core, a core holder, an elastic conductor and a circuit board. The pen tip and the core are configured in the pen tube assembly and are controlled by the core mechanism. | 05-01-2014 |
Chung-Yuan Li, Hsinchu City TW
Patent application number | Description | Published |
---|---|---|
20130029440 | METHOD FOR FABRICATING SEMICONDUCTOR LIGHT-EMITTING DEVICE - A semiconductor light-emitting device is disclosed. The semiconductor light-emitting device comprises a multilayer epitaxial structure disposed on a substrate. The substrate has a predetermined lattice direction perpendicular to an upper surface thereof, wherein the predetermined lattice direction is angled toward [0 | 01-31-2013 |
Chun-Hsiao Li, Hsinchu City TW
Patent application number | Description | Published |
---|---|---|
20120261736 | NON-VOLATILE MEMORY DEVICE AND METHOD OF FABRICATING THE SAME - A non-volatile memory device includes a substrate, a gate stack, a selecting gate, an erasing gate, a source region, and a drain region. The gate stack on the substrate includes from bottom to top a tunneling dielectric layer, a floating gate, an inter-gate dielectric layer, a control gate, and a spacer that is located between sidewalls of the control gate and the inter-gate dielectric layer. A side of the floating gate adjacent to the erasing gate has a warp-around profile and a sharp corner protruding from a vertical surface of the spacer. The selecting and erasing gates are respectively located at first and second sides of the substrate of the gate stack. The source region is located in the substrate under the erasing gate. The drain region is located in the substrate at a side of the selecting gate. | 10-18-2012 |
20130203228 | METHOD OF FABRICATING NON-VOLATILE MEMORY DEVICE - A method of fabricating a non-volatile memory is provided. A tunneling dielectric layer and a first patterned conductive layer are sequentially formed on a substrate. A patterned inter-gate dielectric layer and a second patterned conductive layer are stacked on a first surface of the first patterned conductive layer, and a second surface of the first patterned conductive layer is exposed. The second surface is adjacent to the first surface. The substrate is covered by a passivation layer, and a first sidewall of the first patterned conductive layer is exposed. A recess is formed on the first sidewall of the first patterned conductive layer, such that the first sidewall has a sharp corner. A portion of the passivation layer on the second surface is removed, such that the sharp corner of the first patterned conductive layer is exposed. | 08-08-2013 |
Chu-Yun Li, Hsinchu City TW
Patent application number | Description | Published |
---|---|---|
20110280488 | Method and system for image extraction and identification - The present invention provides a method for extracting an image texture signal, a method for identifying image and a system for identifying an image. The method for extracting an image texture signal comprises the following steps: extracting a first image signal; employing a first operation procedure to the first image signal to obtain a second image signal; employing a second operation procedure to the second image signal to obtain a third image signal; employing a third operation procedure to the third image signal to obtain a fourth image signal; outputting the fourth image signal. Therefore, the first image signal is transformed to the fourth image signal via the method for extracting an image texture signal. | 11-17-2011 |
Day-Uei Li, Hsinchu City TW
Patent application number | Description | Published |
---|---|---|
20090129415 | LIGHT TRANSMITTER AND AUTOMATIC POWER CONTROL CIRCUIT THEREOF - A light transmitter and an auto-control circuit thereof are provided. The circuit includes a driving module and a feedback module. The driving module is coupled to the feedback module and a load. The driving module provides a driving current for driving the load. The feedback module provides a bias signal to the driving module according to the change of the temperature, for adjusting the driving current and stabilizing an output power. | 05-21-2009 |
20100322274 | LIGHT TRANSMITTER AND AUTOMATIC POWER CONTROL CIRCUIT THEREOF - A light transmitter and an auto-control circuit thereof are provided. The circuit includes a driving module and a feedback module. The driving module is coupled to the feedback module and a load. The driving module provides a driving current for driving the load. The feedback module provides a bias signal to the driving module according to the change of the temperature, for adjusting the driving current and stabilizing an output power. | 12-23-2010 |
Fu-Hai Li, Hsinchu City TW
Patent application number | Description | Published |
---|---|---|
20120061661 | SEMICONDUCTOR STRUCTURE AND FABRICATING METHOD THEREOF - A semiconductor structure and a fabricating method thereof are provided. The fabricating method includes forming a gate, a source, and a drain on a substrate and forming an oxide semiconductor material between the gate and the source and drain. The oxide semiconductor material is formed by performing a deposition process, and nitrogen gas is introduced before the deposition process is completely performed, so as to form oxide semiconductor nitride on the oxide semiconductor material. | 03-15-2012 |
Gwo-Long Li, Hsinchu City TW
Patent application number | Description | Published |
---|---|---|
20130028324 | METHOD AND DEVICE FOR DECODING A SCALABLE VIDEO SIGNAL UTILIZING AN INTER-LAYER PREDICTION - A method and device for decoding a scalable video signal utilizing an inter-layer prediction are provided herein. An inter-layer pre-fetch scheme (IPS) is presented to improve the performance for scalable video coding (SVC) decoder. With proposed invention, the required information for inter-layer prediction in SVC technique will be pre-fetched ahead when reconstructing the enhancement layer so that the cache miss rate can be reduced significantly. Accordingly, the execution time and memory energy consumptions can be improved. | 01-31-2013 |
Hou-Ju Li, Hsinchu City TW
Patent application number | Description | Published |
---|---|---|
20100001369 | DEVICE LAYOUT FOR GATE LAST PROCESS - A semiconductor device is provided that includes a semiconductor substrate having a first region and a second region, transistors having metal gates formed in the first region, an isolation structure formed in the second region, at least one junction device formed proximate the isolation structure in the second region, and a stopping structure formed overlying the isolation structure in the second region. | 01-07-2010 |
Hsia-Hsin Li, Hsinchu City TW
Patent application number | Description | Published |
---|---|---|
20100095001 | GATEWAY SERVICE METHOD APPLIED IN OPEN SERVICES GATEWAY INITIATIVE AND DEVICE AND GATEWAY SYSTEM USING THE SAME - A gateway service method applied in a gateway device of OSGi is provided. The method includes obtaining at least an identification information of at least a client device; communicating with at least a service supplier according to the identification information; obtaining at least an OSGi bundle corresponding to the client device and supplied by the service supplier; and processing the OSGi bundle to supply service to the client device. | 04-15-2010 |
20100268445 | FLEET MAINTENANCE METHOD AND IN-VEHICLE COMMUNICATION SYSTEM - A fleet maintenance method for generating a suggested speed for each vehicle in a fleet to maintain the vehicle in the fleet is provided. In the fleet maintenance method, vehicles are clustered into a plurality of sub-fleets, and in each sub-fleet, one vehicle is selected as a leader vehicle and the other vehicles are considered as member vehicles. Besides, a position coordinate and a speed of each vehicle in each sub-fleet are obtained, and the position coordinate is converted into a corresponding linear coordinate. In addition, a sub-fleet gravity center of each sub-fleet and a fleet gravity center of the entire fleet are calculated according to the linear coordinates. Moreover, a suggested speed of each leader vehicle is generated according to a gravity center distance of the leader vehicle, and a suggested speed of each member vehicle is generated. | 10-21-2010 |
20120149389 | Method and System for Providing Service Channel in a Vehicular Environment, Method and System for Switching Service Channel, and Computer Readable Medium - A method for switching service channels in a vehicular environment is provided for performing communications between a user unit and a service provider unit according to a switch ratio between a service channel and a control channel in a multi-channel switching wireless communication environment. The method includes the following steps. In response to a message indicating that the service provider unit uses an access mode of an extended service channel, whether information of the switch ratio is stored in service information of the user unit is searched in the user unit according to geographical information of the service provider unit. If the information of the switch ratio is stored in the service information of the user unit in the searching step, the user unit is set accordingly to enter the access mode of the extended service channel. | 06-14-2012 |
20140289512 | METHOD FOR CERTIFICATE GENERATION AND REVOCATION WITH PRIVACY PRESERVATION - Embodiments of the present invention are directed to methods and systems for generating and revoking, as well as validating, certificates used to protect communications within networks while maintaining privacy protection. In the context of a method, certificate generation and revocation with privacy preservation comprises determining a secret value to be used by a certificate authority and an entity; constructing a key tree based on the secret value, wherein the leaves of the key tree represent derived keys for the certificates for the entity; and generating certificates for the entity based in part on the key tree leaves. The method further comprises determining that one or more of the certificates should be revoked; determining a minimum key node set that covers the certificates to be revoked; adding the minimum key node set to a certificate revocation list; and providing the certificate revocation list to one or more entities. Corresponding apparatuses and computer program products are also provided. | 09-25-2014 |
Hsiang-Chi Li, Hsinchu City TW
Patent application number | Description | Published |
---|---|---|
20130015896 | PHASE-LOCKED LOOP APPARATUS AND TUNING VOLTAGE PROVIDING CIRCUIT THEREOFAANM Li; Hsiang-ChiAACI Hsinchu CityAACO TWAAGP Li; Hsiang-Chi Hsinchu City TW - A phase-locked loop apparatus (PLL apparatus) and a tuning voltage providing circuit thereof are provided. The PLL apparatus is for receiving an input signal and producing an output signal according to the received input signal. The PLL apparatus includes a voltage-controlled oscillator (VCO), a loop filter and a tuning voltage providing circuit. The VCO receives a control voltage and produces the output signal according to the received control voltage. The loop filter has a resistor-capacitor network and the network receives the control voltage and is coupled to a reference voltage. The tuning voltage providing circuit receives the output signal and the input signal and provides a tuning voltage to the resistor-capacitor network according to the input signal and the output signal. | 01-17-2013 |
20130335117 | PRE-DRIVER AND DIFFERENTIAL SIGNAL TRANSMITTER USING THE SAME - A pre-driver and a differential signal transmitter using the same are provided. The pre-driver includes a latch circuit and a driver buffer. The latch circuit includes latch units, first inverters, and second inverters. The latch units are coupled in series between a pair of differential input terminals and a pair of differential latch terminals, receive a pair of differential input signals through the pair of differential input terminals, and latch the pair of differential input signals according to a clock signal to provide a pair of differential latch signals through the pair of differential latch terminals. The first and second inverters are respectively coupled in series between the pair of differential latch terminals and a pair of differential output terminals. The driver buffer is coupled to the pair of differential output terminals to receive a pair of differential output signals, and accordingly provides a pair of differential pre-driver output signals. | 12-19-2013 |
Hsien Wei Li, Hsinchu City TW
Patent application number | Description | Published |
---|---|---|
20140034974 | LIGHT-EMITTING DEVICE - A light-emitting diode device is disclosed, which includes a substrate; a plurality of light-emitting diode units, each of the light-emitting diode units being an equilateral polygon with more than four sides, are disposed on the substrate; wherein each of the light-emitting diode units includes a first electrical connecting area disposed along a first side of the light-emitting diode unit, a second electrical connecting area disposed along a second side of the light-emitting diode unit, and a conductive connecting structure disposed on each of the electrical connecting areas; wherein each of the electrical connecting area electrically connects to one another light-emitting diode unit through the conductive connecting structure. | 02-06-2014 |
Hsin-Hsien Li, Hsinchu City TW
Patent application number | Description | Published |
---|---|---|
20140192908 | PARALLEL HYBRID CIRCUIT - A parallel hybrid circuit comprising a transformer, a first matching resistor, a second matching resistor and an echo cancelling circuit. The transformer comprises: a first side, comprising a transmitting coil group and a receiving coil group, wherein the transmitting coil group comprises at least one transmitting coil, wherein the receiving coil group comprises at least one receiving coil; a second side comprising at least one transceiving coil; wherein the transformer receives a transmitting signal and couples the transmitting signal from the first side to the second side via a first turn ratio, and receives a receiving signal from the transceiving line and couples the receiving signal from the second side to the first side via a second turn ratio. The first, second matching resistors are coupled with the transformer in parallel. The echo cancelling circuit is coupled between the transmitting line and the receiving line. | 07-10-2014 |
Hsi-Pin Li, Hsinchu City TW
Patent application number | Description | Published |
---|---|---|
20090207189 | DISPLAY APPARATUS AND METHOD FOR PROCESSING IMAGE OBJECT - A display apparatus includes a display unit and a touch panel. The display unit has a display panel. The touch panel is electrically connected to the display unit and corresponds to a selected region of the display panel, for processing an image object in the selected region. A method for processing an image object includes: enabling a touch panel; displaying an image on a display panel of a display unit, wherein a selected region of the display panel corresponds to the touch panel; and processing the image object in the selected region. | 08-20-2009 |
20120113330 | COMPUTING DEVICE WITH IMAGING FUNCTION AND AUTO-FOCUSING METHOD FOR PROJECTION THEREOF - A auto-focusing method for projection of a computing device with imaging function is illustrated. The computing device exemplarily includes a projection unit, an image receiving unit, and a processing unit. The method firstly controls the projection unit to project images on plural positions along an optical axis. The method then controls the image receiving unit to receive the images, which are regarded as candidate images, projected on the positions by the projection unit. The candidate images correspond to the projective positions. The method further receives the candidate images captured by the image receiving unit, and compute their definitions. Therefore, the image with a greatest definition may be acquired and regarded as a focus image. The focus image's corresponding position is a focus position. After acquiring the focus position, an image may be projected thereon. The illustrated computing device is enabled to complete the image focusing automatically. | 05-10-2012 |
Hsun-Tien Li, Hsinchu City TW
Patent application number | Description | Published |
---|---|---|
20120172505 | TRANSPARENT SILICONE EPOXY COMPOSITION - A transparent silicone epoxy composition is provided. The transparent silicone epoxy composition comprises (a) at least an epoxy modified siloxane, (b) at least a silanol-containing siloxane and (c) a catalyst. Each epoxy modified siloxane molecule comprises at least two cycloaliphatic epoxy groups and epoxy modified siloxane in the transparent silicone epoxy composition is about 10˜89 weight percentage. Silanol-containing siloxane can be cross-linked with epoxy modified siloxane. Silanol-containing siloxane comprises at least two hydroxyl groups. Silanol-containing siloxane in the transparent silicone epoxy composition is about 89˜10 weight percentage. The catalyst in the transparent silicone epoxy composition is about 0.01˜1 weight percentage. | 07-05-2012 |
Hung-Chun Li, Hsinchu City TW
Patent application number | Description | Published |
---|---|---|
20120025867 | Device for storing pulse latch with logic circuit - A device for storing pulse latch with logic circuit and thus having signal maintaining function is provided, wherein the device is composed of a data signal, a scan data input signal, a stored signal, a choosing data input signal, a time clock signal, a restoring signal, a first signal channel, a scan latch, a second signal channel, a pulse latch, a normal output signal, an output signal, a first OR gate, a second OR gate, a third OR gate, a AND gate and an inverter connecting to one another. The device may store the data when being switch off and restore the data when being switch on again. | 02-02-2012 |
Jian-He Li, Hsinchu City TW
Patent application number | Description | Published |
---|---|---|
20140016358 | Voltage Waveform Detector, Power Controller and Control Method for Switched-Mode Power Supplies with Primary-Side Control - Disclosed are a voltage waveform detector, a power controller and a control method used therein, adaptive for a switched-mode power supply having a power switch and an inductive device. A disclosed power controller has a voltage waveform detector and a constant-current control unit. The voltage waveform detector estimates a discharge time of the inductive device when the power switch is turned off. In the voltage waveform detector, a differential capacitor is coupled between an input node of a comparator and a feedback node, at which the feedback voltage corresponds to a reflection voltage of the inductive device. The constant-current control unit integrates a current-detection signal over the discharge time to control a maximum output current of the switched-mode power supply. | 01-16-2014 |
Jian-Yi Li, Hsinchu City TW
Patent application number | Description | Published |
---|---|---|
20100242008 | METHOD FOR DUMMY METAL AND DUMMY VIA INSERTION - A method for dummy metal and dummy via insertion is provided. In one embodiment, dummy metals are inserted using a place and route tool, where the place and route tool has timing-awareness. Then, dummy vias arrays are inserted inside an overlap area of dummy metals using a design-rule-checking utility. Fine-grained dummy vias arrays are inserted in available space far away from main patterns. The dummy-patterns resulting from the inserted dummy vias are compressed using the design-rule-checking utility to reduce the size of a graphic data system file generated from the integrated circuit design. The dummy vias can be inserted with relaxed via spacing rules. The dummy metals are inserted with a constant line-end spacing between them for better process control and the maximum length of the dummy metal can be limited for smaller coupling effects. The dummy vias can have various sizes and a square or rectangular shape. | 09-23-2010 |
20130097571 | METHOD FOR DUMMY METAL AND DUMMY VIA INSERTION - A method of inserting dummy metal and dummy via in an integrated circuit design. The method includes inserting, by a computer, dummy metals using a place and route tool, wherein the place and route tool has timing-awareness to improve a timing performance of the integrated circuit design. The method further includes inserting, by the computer, dummy vias using a design-rule-checking utility separately from the inserting of the dummy metals, wherein at least one of the dummy vias has a different size than at least another of the dummy vias. | 04-18-2013 |
20140137060 | METHOD FOR DUMMY METAL AND DUMMY VIA INSERTION - A method of inserting dummy metal and dummy via in an integrated circuit design includes inserting, by a computer, dummy metals using a place and route tool, wherein the place and route tool has timing-awareness to improve a timing performance of the integrated circuit design, and the dummy metals have a length less than or equal to a predetermined maximum length. The method further includes inserting, by the computer, dummy vias using a design-rule-checking utility separately from the inserting of the dummy metals. | 05-15-2014 |
Jonathan Li, Hsinchu City TW
Patent application number | Description | Published |
---|---|---|
20120327645 | FLOOD LAMP WITH IMPROVED ANGULAR LIGHTING UNIFORMITY - In an aspect, in general, a lighting fixture includes a plurality of light sources, each light source including an array of light emitting diodes and a reflective surface. The reflective surface of each of the light sources is configured to reflect at least a portion of near field light produced by the other light sources into the far field. | 12-27-2012 |
Jung-Jui Li, Hsinchu City TW
Patent application number | Description | Published |
---|---|---|
20150024600 | SYSTEMS AND METHODS TO MITIGATE NITRIDE PRECIPITATES - A method of fabricating a semiconductor device is disclosed. A substrate having an oxide layer is provided. At least a portion of the oxide layer is removed and forms a nitride layer. The nitride layer is removed, leaving nitride precipitates. The nitride precipitates are removed using phosphoric acid. | 01-22-2015 |
Kuo-Chang Li, Hsinchu City TW
Patent application number | Description | Published |
---|---|---|
20080270634 | Management of Transfer of Commands - An optical storage device that includes a memory and a controller. The memory includes a command queue to store advanced technology attachment (ATA) commands sent by a host device. The controller executes the commands, in which at least a subset of the commands are executed in a sequence that is different from a sequence in which the commands are sent by the host device. | 10-30-2008 |
20080270657 | Management of Transfer of Commands - An optical storage device that includes a memory and a controller. The memory includes a command queue to store advanced technology attachment (ATA) commands sent by a host device. The controller executes the commands, in which at least a subset of the commands are executed in a sequence that is different from a sequence in which the commands are sent by the host device. | 10-30-2008 |
20090006911 | DATA REPLACEMENT PROCESSING METHOD - A data replacement processing method is disclosed. In the present invention, buffering and decoding are not interrupted when a data block to be replaced is found. The data block to be replaced can be a defect or a remapped block. The data block to be replaced is not processed until it is requested to be transferred. When the data block to be replaced is to be transferred, transferring is stopped and the data block to be replaced is processed. Therefore, efficiency of the optical disc drive can be promoted since interruption number of the buffering and decoding is decreased. In addition, the optical disc will not execute redundant processing for data blocks to be replaced which are not requested to be transferred. | 01-01-2009 |
Kuo-Hsiung Li, Hsinchu City TW
Patent application number | Description | Published |
---|---|---|
20110200066 | CHIP MODULE PACKAGE STRUCTURE - A chip module package structure applied to an optical input device includes a cover body, a first chip module, and a second chip module. The first chip module and the second chip module are respectively combined with the cover body, the first chip module has an optical source, and the second chip module has an optical sensor. Further, the optical source and the optical sensor form a preset relative spatial position relation, such that a part of light emitted by the optical source is received by the optical sensor after at least one reflection. | 08-18-2011 |
20120001054 | SENSING DEVICE AND IMAGE SENSOR MODULE THEREOF - An image sensor module is installed in a sensing device, and is used to detect a reflected light of an object. The image sensor module includes a carrier, a light sensing element, and a package body. The light sensing element is disposed on a substrate. The carrier is disposed on the substrate in the sensing device. The light sensing element is installed in the carrier, and is electrically connected with the substrate via multiple solder balls. The package body is installed on the carrier, and has a reflecting and diverting element, which is located between the light sensing element and the object and is used for reflecting reflected light of the object and diverting the reflected light towards a receiving direction of the light sensing element. The light sensing element receives the reflected light and generates a corresponding sensing signal. | 01-05-2012 |
Liang-Yi Li, Hsinchu City TW
Patent application number | Description | Published |
---|---|---|
20090129437 | PROBE COVER FOR EAR THERMOMETER AND MANUFACTURING METHOD THEREOF - The present invention provides a probe cover for an ear thermometer and a manufacturing method thereof. The probe cover is for sheathing a measuring probe of the ear thermometer, and an engaging means is provided at a bottom of the measuring probe. The probe cover comprises a main body of a hollow structure, an abutting segment and a base. Therein, the main body has an open end and a closed end opposite to the open end. An assembling direction extending from the open end toward the closed end is where the measuring probe is assembled along. Further, the main body has a diameter gradually reducing along the assembling direction. The closed end allows infrared rays to be received by the measuring probe to pass therethrough. Therein, the abutting segment is provided at the open end of the main body, and the base is annularly provided around a periphery of the abutting segment. The probe cover is characterized in being integrally formed, and having an annular shoulder provided at the abutting segment for accommodating the engaging means of the ear thermometer, as well as a plurality of separated protuberances, which are formed inwardly at a combining portion between the abutting segment and the base, for being engaged with the engaging means of the ear thermometer so that the probe cover can be firmly engaged with the measuring probe. | 05-21-2009 |
20100147719 | DISPENSING CONTAINER FOR PROBE COVERS AND MANUFACTURING METHOD THEREOF - A dispensing container for probe covers includes a hollow main body and a bottom portion. The hollow main body has a first opening at one end and a second opening at an opposite end. The probe covers are placed in the hollow main body with their open ends facing the first opening. At least a pair of first abutting portions are provided inside the hollow main body adjacent to the second opening. The bottom portion has one end inside the hollow main body and an opposite end jutting out of the second opening. The bottom portion has a third opening facing the first opening for receiving hollow bodies of the probe covers and is exteriorly provided with at least a pair of second abutting portions adjacent to the third opening for abutting on the first abutting portions, thereby preventing the bottom portion from coming off through the second opening. | 06-17-2010 |
20100147720 | DISPENSING CONTAINER OF PROBE COVERS AND ASSEMBLY THEREOF - A dispensing container, mounted on a supporter, comprises a hollow body made of a flexible material for accommodating ear thermometer probe covers, where the hollow body has one end formed with an access opening for allowing a probe of an ear thermometer to insert into an upmost probe cover in the hollow body. Each of the probe covers has the open end provided with at least a flange that radially extends outward from the open end, where the hollow body has a substantially rectangular section that has major edges smaller than a diameter of the flange of one probe cover in length, so that when the probe covers are placed into the hollow body, each inner wall of the hollow body is deformed to tangent to the flanges of the probe covers, so as to keep the probe covers securely in the hollow body. | 06-17-2010 |
20100232471 | EAR THERMOMETER CRADLE AND ASSEMBLY THEREOF - The present invention is an ear thermometer cradle and an ear thermometer assembly. The ear thermometer cradle comprises a hollow housing, a swivel arm, a probe cover container seat, a first elastic member disposed between the swivel arm and the hollow house. The ear thermometer cradle comprises a second elastic member between the container seat and the hollow housing. The hollow housing has an opening and a first blocking portion. The swivel arm includes a first pivot on one end thereof for pivotally connected with the hollow housing, a bearing portion on the other end thereof, and a second blocking portion between the first pivot and the bearing portion. The container seat includes a connective device, a second pivot on two lateral sides thereof for pivotally connected with the hollow housing, a third blocking portion and a forth blocking portion engaging with the first and the second blocking portion respectively. | 09-16-2010 |
Matt Li, Hsinchu City TW
Patent application number | Description | Published |
---|---|---|
20130342252 | Real Time Automatic and Background Calibration at Embedded Duty Cycle Correlation - The present disclosure relates to a clock generation system. The system includes a clock source, a tuning buffer, an output buffer, a duty cycle measurement circuit and an automatic calibration component. The clock source generates a clock signal. The tuning buffer is configured to generate a corrected clock signal from the clock signal according to adjustment values. The output buffer is configured to generate an output clock signal from the corrected clock signal. The duty cycle measurement circuit is configured measure a duty cycle of the output clock signal. The automatic calibration component is configured to generate the adjustment values according to the duty cycle measurement and the specification values. | 12-26-2013 |
20140184343 | PHASE LOCK LOOP, VOLTAGE CONTROLLED OSCILLATOR OF THE PHASE LOCK LOOP, AND METHOD OF OPERATING THE VOLTAGE CONTROLLED OSCILLATOR - A voltage controlled oscillator (VCO) includes a current controlled oscillator, a voltage-to-current converter, and a sensing circuit. The sensing circuit includes a delay unit, and the sensing circuit is configured to generate a plurality of compensation control signals in response to a time delay of the delay unit. The voltage-to-current converter is configured to generate a current signal in response to a VCO control signal and the plurality of compensation control signals. The current controlled oscillator is configured to generate an oscillating signal in response to the current signal. | 07-03-2014 |
Meng-Jung Li, Hsinchu City TW
Patent application number | Description | Published |
---|---|---|
20140134421 | CONDUCTIVE INK COMPOSITION AND TRANSPARENT CONDUCTIVE FILM - The present disclosure provides a conductive ink composition, including: 100-70 parts by weight of solvent; 0.05-10 parts by weight of nano-metal wires; and 0.01-20 parts by weight of dispersant, wherein the dispersant includes alkyl benzene sulfonate, alkylphenyl sulfonate, alkyl naphthalene sulfonate, sulfate of higher fatty acid ester, sulfonate of higher fatty acid ester, sulfate of higher alcohol ester, sulfonate of higher alcohol ester, or a combination thereof. The present disclosure also provides a transparent conductive film made by the conductive ink composition | 05-15-2014 |
Meng-Lin Li, Hsinchu City TW
Patent application number | Description | Published |
---|---|---|
20130107662 | PHOTOACOUSTIC MICROSCOPY (PAM) SYSTEMS AND RELATED METHODS FOR OBSERVING OBJECTS | 05-02-2013 |
20140100437 | NON-INVASIVE DIAGNOSTIC METHOD FOR BREAST CANCER - This disclosure provides a photoacoustic imaging method for calcifications or microcalcifications. This photoacoustic imaging method is able to determine benign or malignant calcifications in a non-invasive way. | 04-10-2014 |
Ming-Ta Li, Hsinchu City TW
Patent application number | Description | Published |
---|---|---|
20090290562 | METHOD OF DELIVERING MULTICAST PACKETS IN A MESH NETWORK - In a mesh network, when a wireless mesh link exists between a first mesh access point and a second mesh access point, the first mesh access point can deliver a multicast packet to the second mesh access point through the wireless mesh link. When the second mesh access point determines that the multicast packet from the first mesh access point is a redundant packet, the second mesh access point will send a multi-path notice to the first mesh access point. After receiving the multi-path notice, the first mesh access point stops delivering the multicast packet through the path. | 11-26-2009 |
Nien-Chung Li, Hsinchu City TW
Patent application number | Description | Published |
---|---|---|
20130113048 | HIGH VOLTAGE SEMICONDUCTOR DEVICE AND FABRICATING METHOD THEREOF - A method for fabricating a high voltage semiconductor device is provided. Firstly, a substrate is provided, wherein the substrate has a first active zone and a second active zone. Then, a first ion implantation process is performed to dope the substrate by a first mask layer, thereby forming a first-polarity doped region at the two ends of the first active zone and a periphery of the second active zone. After the first mask layer is removed, a second ion implantation process is performed to dope the substrate by a second mask layer, thereby forming a second-polarity doped region at the two ends of the second active zone and a periphery of the first active zone. After the second mask layer is removed, a first gate conductor structure and a second gate conductor structure are formed over the middle segments of the first active zone and the second active zone, respectively. | 05-09-2013 |
Pei-Jung Li, Hsinchu City TW
Patent application number | Description | Published |
---|---|---|
20120060926 | POLYMERIZABLE FULLERENE DERIVATIVE AND THEIR USE IN ORGANIC PHOTOVOLTAIC CELLS - The present invention discloses an inverted organic photovoltaic cell comprising a polymerizable fullerene interlayer adapted to enhance the device performance and lifetime. The polymerizable fullerene derivative comprises a fullerene core, a bridging functional group and a polymerizable functional group. The fullerene core can be either C | 03-15-2012 |
Po-Ching Li, Hsinchu City TW
Patent application number | Description | Published |
---|---|---|
20120007235 | Chip Fanning Out Method and Chip-on-Film Device - A chip fanning out method is disclosed. The chip fanning out method includes mounting a chip on a film, forming a plurality of outer lead bonds spatially arranged in a bump correspondence order on the film, forming a plurality of bumps spatially arranged in a bump arrangement order on the chip, and forming a plurality of wires to connect the plurality of outer lead bonds to the plurality of bumps according to the bump correspondence order, wherein the bump correspondence order is different from the bump arrangement order. | 01-12-2012 |
20130234626 | Output Stage Circuit for Gate Driving Circuit in LCD - Output stage circuit is added to the gate driving circuit of the LCD. The output stage circuit moderates the falling slope of the gate driving signal so as to reduce the feed-through phenomenon. The output stage circuit includes a discharge circuit which discharges the voltage of the gate driving signal with programmable speeds. The discharge circuit has a plurality of discharge units which are turned on sequentially and designed with different driving abilities. At beginning of falling of the gate driving signal, the discharge circuit discharges the gate driving signal with lower driving ability so that the gate driving signal falls with a lower speed. As time passes, the falling speed of the gate driving signal increases by the increasing of the driving ability of the discharge circuit. The entire falling period of the gate driving signal is prolonged by the output stage circuit and the feed-through phenomenon is eased. | 09-12-2013 |
Shan-Dong Li, Hsinchu City TW
Patent application number | Description | Published |
---|---|---|
20080296148 | Method for fabricating concentration-gradient high-frequency ferromagnetic films - The present invention discloses a method for fabricating concentration-gradient high-frequency ferromagnetic film, wherein the primary material target is arranged exactly below the sputter-coated substrate to achieve the on-substrate concentration uniformity of the components coming from the primary material target; at least one doping target is arranged at a position deviating from the center of the substrate to create a doping concentration gradient on the substrate along a direction, and a stress gradient is thus created on the substrate along the direction of concentration variation. Thus, the as-deposited ferromagnetic material fabricated at ambient temperature can possess the uniaxial anisotropy that a high-frequency ferromagnetic material needs. | 12-04-2008 |
Shao-Yu Li, Hsinchu City TW
Patent application number | Description | Published |
---|---|---|
20130187686 | FLIP-FLOP CIRCUIT, FREQUENCY DIVIDER AND FREQUENCY DIVIDING METHOD - In response to a first level of the clock signal, an inverting output of a flip-flop circuit is connected, via a non-inverting input thereof, to a first intermediate node of the flip-flop circuit and a non-inverting output of the flip-flop circuit is connected, via an inverting input thereof, to a second intermediate node of the flip-flop circuit. In response to a second level of the clock signal, the first intermediate node is connected, via a third intermediate node of the flip-flop circuit, to the non-inverting output and the second intermediate node is connected, via a fourth intermediate node of the flip-flop circuit, to the inverting output. A first cross-coupled gates arrangement of the flip-flop circuit is coupled between the first and second intermediate nodes. A second cross-coupled gates arrangement of the flip-flop circuit is coupled between the third and fourth intermediate nodes. | 07-25-2013 |
20140253523 | Electromagnetic Pointer Control Method - An electromagnetic pointer control method includes the following steps. Firstly, an electromagnetic pointer is applied upon an electromagnetic input device. Then, a coordinate moving distance L | 09-11-2014 |
20150077136 | CIRCUIT AND METHOD FOR DELAY DIFFERENCE MEASUREMENT - A circuit includes a signal generator, a delay pulse generator and a time-to-current converter. The signal generator is configured to generate a first signal including information on a rise delay and a second signal including information on a fall delay. A delay difference exists between the rise delay and the fall delay. The delay pulse generator is configured to provide an additional delay to one of the first and second signals. The time-to-current converter is configured to extract the delay difference. | 03-19-2015 |
Shih-Wei Li, Hsinchu City TW
Patent application number | Description | Published |
---|---|---|
20130062776 | ELECTRICAL TEST STRUCTURE APPLYING 3D-ICS BONDING TECHNOLOGY FOR STACKING ERROR MEASUREMENT - A 3D integrated circuit including a first wafer and a second wafer is provided. The first wafer includes a first conduction pattern. The second wafer includes a second conduction pattern which is electrically connected to the first conduction pattern. A displacement between the first wafer and the second wafer is determined by a resistance of the first conduction pattern and the second conduction pattern. | 03-14-2013 |
Teng-Wen Li, Hsinchu City TW
Patent application number | Description | Published |
---|---|---|
20130303728 | LIGAND AND METAL COMPLEX HAVING THE SAME - A ligand and a metal complex having the ligand are provided. The ligand and a paramagnetic metal ion form a metal complex with high stability, high relaxivity and high biocompatibility. The metal complex of the present invention is applicable to the preparation of MRI contrast agents for detecting atherosclerosis. The MRI contrast agent includes a peptide sequence specific to a matrix metalloprotease, and can be recognized by a pathological thrombocyte to target a specific site, so as to enhance the imaging contrast. | 11-14-2013 |
Ting-Pang Li, Hsinchu City TW
Patent application number | Description | Published |
---|---|---|
20080197410 | HIGH VOLTAGE DEVICE WITH LOW ON-RESISTANCE - A high-voltage transistor device has a first well region with a first conductivity type in a semiconductor substrate, and a second well region with a second conductivity type in the semiconductor substrate substantially adjacent to the first well region. A field ring with the second conductivity type is formed on a portion of the first well region, and the top surface of the field ring has at least one curved recess. A field dielectric region is formed on the field ring and extends to a portion of the first well region. A gate structure is formed over a portion of the field dielectric region and extends to a portion of the second well region. | 08-21-2008 |
Ting-Ying Li, Hsinchu City TW
Patent application number | Description | Published |
---|---|---|
20130117586 | NETWORK ACCESS DEVICE WITH FLEXIBLE PRECISE LOW-POWER REMOTE WAKE-UP MECHANISM APPLICABLE IN VARIOUS APPLICATION LAYER HANDSHAKE PROTOCOLS - A network access device is disclosed, having a transceiving circuit, a demodulation circuit, and a control circuit. The transceiving circuit is used to receive network signals. The demodulation circuit is coupled with the transceiving circuit and used to generate data frames according to the network signals. The control circuit is coupled with the demodulation circuit and used to wake up one or more components of an electronic device when at least two fields of the data frame match predetermined values, or when the data frames are received in a predetermined order. | 05-09-2013 |
Tzung-Lin Li, Hsinchu City TW
Patent application number | Description | Published |
---|---|---|
20140097890 | Semiconductor Structure and Method for Reducing Noise Therein - The present invention provides a semiconductor structure, including a substrate, a first TSV, an inductor and a capacitor. The first TSV is disposed in the substrate and has a first signal. The inductor is disposed in the substrate. The capacitor is electrically connected to the inductor to form an LC circuit to bypass the noise from the first signal. The present invention further provides a method of reducing the signal noise in a semiconductor structure. | 04-10-2014 |
Wei-Chen Li, Hsinchu City TW
Patent application number | Description | Published |
---|---|---|
20080240541 | Automatic optical inspection system and method - An automatic optical inspection system includes a rotary device for driving an object to rotate. At least one line-scan camera is implemented for generating two-dimensional planar images of cylindrical surfaces of the object. A device for detecting defects is operable to generate the two-dimensional planar images of the cylindrical surfaces of the object according to a normalized grayscale absolute difference inspection method. | 10-02-2008 |
Wen-Cen Li, Hsinchu City TW
Patent application number | Description | Published |
---|---|---|
20120056559 | INTEGRATED CIRCUIT FOR DRIVING HIGH-VOLTAGE LED LAMP - An integrated circuit for driving high-voltage LED lamps is applied to a rectified alternative current (AC) power and a plurality of LED stacks. The integrated circuit includes a control unit, a plurality of current-clamping units which electrically connect to the control unit and the LED stacks respectively, and a plurality of current-sensing units which electrically connect to the current-clamping units and the control unit. When the rectified power is switched on, the current-sensing unit constantly monitors the electrical current flowing through the respective current-clamping unit and feeds back the monitored data to the control unit. The control unit sequentially switches on or off the current-clamping units according to the combinatorial logic state of the monitored data. | 03-08-2012 |
20120105491 | STRUCTURE FOR ADJUSTING BACKLIGHT bRIGHTNESS OF ELECTRONIC APPARATUS - A structure for adjusting backlight brightness of an electronic apparatus includes an indicator cover with an optical window and a light detecting circuit board. The indicator cover with an optical window has a window disposed thereon. The light detecting circuit board is installed in the indicator cover with an optical window and disposed correspondingly to the window. In addition, the light detecting circuit board is electrically connected to the backlight module of the electronic apparatus and has a light detecting circuit disposed thereon. The light detecting circuit has a control unit, a light emitting unit, a driving unit, and a storage unit. The light emitting unit has a light emitting component inside the indicator cover and an ambient light detecting unit. Therefore, the control unit controls the light emitting component inside the indicator cover flickering, and a detecting signal is transmitted to the control unit and then compared to the stored parameter, thus adjusting backlight brightness according to the stored parameter by the control unit when the light emitting component inside the indicator cover is not lighted and then the ambient light detecting unit receives external ambient light through the window. | 05-03-2012 |
Wen-Xin Li, Hsinchu City TW
Patent application number | Description | Published |
---|---|---|
20110080047 | SOLAR POWER SUPPLY SYSTEM SUPPORTING AC/DC POWER CONVERSION LOADS - A solar power supply system includes a power supply unit, a rectification unit, a solar power supply unit and an AC/DC power conversion load. The power supply unit may be an AC power derived from a household electrical source and then rectified to a second DC power through the rectification unit. The solar power supply unit has at least one solar panel connected in series or parallel to provide a first DC power. The AC/DC power conversion load receives the second DC power from the power supply unit and the first DC power from the solar power supply unit, and supplies the power to an appliance. | 04-07-2011 |
Xiu-Sheng Li, Hsinchu City TW
Patent application number | Description | Published |
---|---|---|
20130322259 | TELECOMMUNICATIONS METHODS FOR INCREASING RELIABILITY OF EARLY TERMINATION OF TRANSMISSION - An embodiment of the invention provides a telecommunications method to be performed by a first telecommunications device while trying to transmit a data block to a second telecommunications device. According to the embodiment, the first telecommunications device determines whether a first set of early termination criteria is satisfied. Then, if the first set of early termination criteria is satisfied, the first telecommunications device further determines whether a second set of early termination criteria is satisfied. The second set of early termination criteria is different from the first set of early termination criteria. If both the first set of early termination criteria and the second set of early termination criteria are satisfied before the first telecommunications device finishes transmitting the data block, the first telecommunications device reduces a transmission power. | 12-05-2013 |
20130322422 | TELECOMMUNICATIONS METHODS FOR IMPLEMENTING EARLY TERMINATION OF TRANSMISSION - An embodiment of the invention provides a telecommunications method performed by a first telecommunications device while communicating with a second telecommunications device. According to the embodiment, the first telecommunications device generates a physical bits block based on an encoded bits block, wherein the physical bits block fits an available physical bits number. Then, the first telecommunications device maps the physical bits block onto a physical channel. Next, the first telecommunications device either performs or not performs early termination for the physical bits block. | 12-05-2013 |
20130322494 | TELECOMMUNICATIONS METHODS FACILITATING SHARING OF SPREADING CODES - Embodiments of the invention provide telecommunications methods that facilitate sharing of spreading codes. According to one of the embodiments, a first telecommunications apparatus first selects a plurality of second telecommunications apparatuses to share at least one spreading code. Then, the first telecommunications apparatus uses each of the at least one spreading code to perform spreading operations for the second telecommunications apparatuses by turns repetitively. | 12-05-2013 |
20130326319 | TELECOMMUNICATIONS METHODS FOR INCREASING RELIABILITY OF EARLY TERMINATION OF TRANSMISSION - An embodiment of the invention provides a telecommunications method performed by a second telecommunications device. According to the embodiment, the second telecommunications device first tries to use a received part of a data block to decode the data block, wherein the received part is received from a first telecommunications device. Next, the second telecommunications device determines whether a code metric derived based on the received part indicates that the data block is decodable. If the code metric indicates that the data block is decodable, the second telecommunications device further determines whether a set of confirmation criteria is satisfied. | 12-05-2013 |
20140334363 | METHOD AND APPARATUS FOR EARLY TERMINATION OF TRANSMISSION - A method for early termination of transmission is disclosed. The method includes: receiving downlink (DL) data from a DL channel during a transmission time interval (TTI); attempting to decode the received DL data before receiving all DL data of the TTI; and transmitting an early termination indicator (ETI) in an uplink (UL) slot of a UL radio frame to terminate transmission of the DL data during the TTI based on a successful decode, wherein at least one symbol of the UL slot is replaced by the ETI. | 11-13-2014 |
Yan Cun Li, Hsinchu City TW
Patent application number | Description | Published |
---|---|---|
20100165669 | SINGLE-STAGE ISOLATED HIGH POWER FACTOR AC/DC CONVERTER WITH LEAKAGE INDUCTOR ENERGY RECOVERY FUNCTION - A single-stage isolated high power factor AC/DC converter with a leakage inductor energy recovery function includes a buck-boost circuit, for step-down or step-down a power supply; a transformer, electrically connected to the buck-boost circuit, for transforming the stepped-down or stepped-up power supply; a switch, electrically connected to the buck-boost circuit; an input capacitor, electrically connected to the buck-boost circuit; and an output circuit, for outputting the power supply transformed by the transformer. When the switch is cut off, the buck-boost circuit provides an energy recovery path to return energy stored in a leakage inductor of the transformer to the input capacitor. The energy stored in the leakage inductor of the transformer in a flyback converter or a forward converter is returned to the input capacitor through the energy recovery path. The problem caused by the leakage inductor of the transformer is solved without using any additional element. | 07-01-2010 |
20130320872 | LIGHT-EMITTING DIODE DRIVING CIRCUIT - A light-emitting diode (LED) driving circuit includes a power factor correction (PFC) circuit and a driving controller. The PFC circuit controls a power factor of the LED driving circuit. The LED driving circuit includes an inductor, a switch, a current detection circuit, and a time detection circuit. The inductor senses an inductor current and provide energy to at least one LED. The switch connected to the inductor is conducted according to a driving signal. The current detection circuit connected to the switch detects inductor current information. The time detection circuit connected to the switch detects an energy discharging time during which the inductor current decrease from a peak value to zero. The driving controller connected to the switch, the current detection circuit, and the time detection circuit outputs the driving signal to the switch according to the voltage level and the energy discharging time. | 12-05-2013 |
Yaw-Kuen Li, Hsinchu City TW
Patent application number | Description | Published |
---|---|---|
20100072976 | SENSING ELEMENT, MANUFACTURING METHOD THEREOF, AND BIOLOGICAL DETECTION SYSTEM EMPLOYING SUCH SENSING ELEMENT - A sensing element includes a field-effect transistor (FET) with an ultra-thin channel, a reference electrode, a first and a second passivation layer, and a microchannel. The first and the second passivation layer enclose a first and a second portion of the FET, respectively. The microchannel is bonded to the first and the second passivation layer, such that the microchannel is extended across the channel of the ultra-thin channel FET. The ultra-thin channel has a chemically or physically modified surface. When an analyte to be tested passes through the microchannel and is in contact with the modified surface of the ultra-thin channel, it results in changes in the conductance of the ultra-thin channel FET. Trace detection may be conducted on the analyte by observing changes in the conductance. A method for manufacturing the sensing element and a biological detection system employing the sensing element are also provided. | 03-25-2010 |
20110151514 | Vectors, Methods, Systems and Kits for Protein Purification - Disclosed herein are autocleaved peptide linkers for producing purified proteins. The autocleaved peptide linkers are inserted between a chitin binding protein (CBP) and a target protein to form a fusion protein. Upon expression of the fusion protein, it is allowed to pass a chitin matrix so that the CBP portion of the fusion protein may be bound with the chitin matrix, the peptide linker then undergoes auto-cleavage in a buffer solution at a pH value of about 5.5-7.5 to release the target protein. The chitin matrix may be regenerated with another buffer solution at a pH value of about 3-4, that is, to release the bound CBP and return to its unbound form. The chitin matrix may be reused for at least 6 times without losing its function. | 06-23-2011 |
20140005398 | BORATE MOIETY-CONTAINED LINKER AND BIO-SENSING ELEMENT CONTAINING THE SAME | 01-02-2014 |
20140031531 | METHOD OF PROTEIN PURIFICATION - A method for producing a target protein is provided, which includes steps described below. A crude extract including a fusion protein is provided. The fusion protein includes a tag, a target protein and a linker inserted between the tag and the target protein. The fusion protein and magnetic particles are then bound to form a magnetic particle-binding fusion protein. Finally, the linker of the magnetic particle-binding fusion protein undergoes autocleavage by using a cleavage buffer solution to release the target protein. A one-pot process for producing a purified target protein is also provided. | 01-30-2014 |
Yi-Kun Li, Hsinchu City TW
Patent application number | Description | Published |
---|---|---|
20130015907 | TOUCH SENSING CIRCUIT AND TOUCH POINT DETECTING METHOD THEREOFAANM LI; YI-KUNAACI Hsinchu CityAACO TWAAGP LI; YI-KUN Hsinchu City TWAANM CHIU; JUI-JUNGAACI Zhudong TownshipAACO TWAAGP CHIU; JUI-JUNG Zhudong Township TW - A touch sensing circuit includes an alternative current (AC) source, a voltage division circuit, and a processing circuit. The voltage division circuit receives an AC signal outputted from the AC source and includes a first branch and a second branch on a touch sensing glass, wherein the first and second branches are adjacent to each other. The processing circuit is connected to the voltage division circuit for determining position of a touch point according to the voltages of the first branch and the second branch. In a preferred embodiment, the first branch comprises a first capacitor and a first voltage division resistor connected to the first capacitor, and the second branch comprises a second capacitor and a second voltage division resistor connected to the second capacitor. | 01-17-2013 |
Yi-Lin Li, Hsinchu City TW
Patent application number | Description | Published |
---|---|---|
20120027071 | RECEIVER AND METHOD FOR EQUALIZING RECEIVED SIGNAL - A receiver includes a discrete Fourier transform unit, a frequency-domain equalizer, an inverse discrete Fourier transform unit, a time-domain equalizer and an output circuit. The discrete Fourier transform unit is utilized for performing a discrete Fourier transform operation upon a received signal to generate a frequency-domain signal. The frequency-domain equalizer is utilized for equalizing the frequency-domain signal to generate an equalized frequency-domain signal. The inverse discrete Fourier transform unit is utilized for performing an inverse discrete Fourier transform operation upon the equalized frequency-domain signal to generate a first equalized time-domain signal. The time-domain equalizer is utilized for equalizing the received signal to generate a second equalized time-domain signal. The output circuit is utilized for generating a third equalized time-domain signal according to the first equalized time-domain signal and the second equalized time-domain signal. | 02-02-2012 |
20120254276 | COMPLEX DIVIDER AND ASSOCIATED METHOD - A complex divider utilized for dividing a first complex number by a second complex number to generate a computing result includes a computing unit and a dividing unit. The computing unit is utilized for receiving the first complex value and the second complex value, generating a third complex value according to the first complex value and the second complex value, and generating a real number according to the second complex value. The dividing unit is coupled to the computing unit, and is utilized for receiving the third complex value and the real number and dividing the third complex value by the real number to obtain the computing result. | 10-04-2012 |
20130034145 | EQUALIZATION DEVICE AND EQUALIZING METHOD THEREOF - An equalization device is arranged for equalizing a received signal, wherein the received signal may include a primary signal and at least one interference signal. The equalization device may include a transformation module, a serial-to-parallel converter, and an equalization module, wherein the transformation module may include a predictive decision feed-back equalizer, a first feed-back filter and an adder. The transformation module is arranged for generating a transformation signal according to the primary signal and the at least one interference signal of the received signal, wherein the transformation signal includes a transformed primary signal and at least one transformed interference signal. The serial-to-parallel converter is arranged for respectively converting the transformed primary signal and the transformed interference signal into a plurality of transformation signal sequences. The equalization module is arranged for respectively equalizing the plurality of transformation signal sequences so as to generate a plurality of equalized sequences. | 02-07-2013 |
20130077668 | ADAPTIVE FILTER WITH REDUCED COMPUTATIONAL COMPLEXITY - An adaptive filter is disclosed, having a plurality of computation groups, a plurality of computation circuits, a summation circuit, a slicer circuit, an updating circuit, and a control circuit. Each computation group corresponds to an equalization parameter and has a plurality of memory cells. When the corresponding equalization parameter of a computation group is greater than a predetermined value, the control circuit configures the computation group and the computation circuit to collaboratively generate an output of the computation group. The summation circuit sums up the outputs of the computation groups to produce a filter output. The slicer circuit generates a slicer output according to the filter output. The updating circuit updates the equalization parameters according to the filter output and the slicer output. | 03-28-2013 |
Yin-Lin Li, Hsinchu City TW
Patent application number | Description | Published |
---|---|---|
20140016585 | BLUETOOTH SERVICE ESTIMATION APPARATUS AND BLUETOOTH SERVICE ESTIMATION METHOD THEREOF - A Bluetooth service estimation apparatus and a Bluetooth service estimation method thereof are provided. The Bluetooth service estimation apparatus listens to data packets transmitted between the Bluetooth host and the remote Bluetooth device, and determines a Bluetooth service type between the Bluetooth host and the remote Bluetooth device according to contents of the data packets. The Bluetooth service estimation apparatus transmits the Bluetooth service type to a packet traffic arbitration module of a Wi-Fi host so that the Wi-Fi host determines a weight of network resources according to the Bluetooth service type, and decides a utilization rate of an antenna based on the weight of the network resources. | 01-16-2014 |
Yuan-Hwa Li, Hsinchu City TW
Patent application number | Description | Published |
---|---|---|
20130244585 | Transmission Power Control Negotiation Method and Wireless Communication System Using the Same - The present invention discloses a transmission power control negotiation method for a communication system. The communication system includes a first transceiver and a second transceiver. The transmission power control negotiation method includes the first transceiver transmitting first adjustment signal to the second transceiver with a first transmission power; the second transceiver analyzing the first adjustment signal and sending negotiation messages for the first transceiver to adjust the first transmission power; and the first transceiver transmitting following signals with the first transmission power. | 09-19-2013 |